1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132

#[doc = "Reader of register I2S_TX_CLKM_CONF"]
pub type R = crate::R<u32, super::I2S_TX_CLKM_CONF>;
#[doc = "Writer for register I2S_TX_CLKM_CONF"]
pub type W = crate::W<u32, super::I2S_TX_CLKM_CONF>;
#[doc = "Register I2S_TX_CLKM_CONF `reset()`'s with value 0"]
impl crate::ResetValue for super::I2S_TX_CLKM_CONF {
    type Type = u32;
    #[inline(always)]
    fn reset_value() -> Self::Type {
        0
    }
}
#[doc = "Reader of field `I2S_CLK_EN`"]
pub type I2S_CLK_EN_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `I2S_CLK_EN`"]
pub struct I2S_CLK_EN_W<'a> {
    w: &'a mut W,
}
impl<'a> I2S_CLK_EN_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 29)) | (((value as u32) & 0x01) << 29);
        self.w
    }
}
#[doc = "Reader of field `I2S_TX_CLK_SEL`"]
pub type I2S_TX_CLK_SEL_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `I2S_TX_CLK_SEL`"]
pub struct I2S_TX_CLK_SEL_W<'a> {
    w: &'a mut W,
}
impl<'a> I2S_TX_CLK_SEL_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 27)) | (((value as u32) & 0x03) << 27);
        self.w
    }
}
#[doc = "Reader of field `I2S_TX_CLK_ACTIVE`"]
pub type I2S_TX_CLK_ACTIVE_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `I2S_TX_CLK_ACTIVE`"]
pub struct I2S_TX_CLK_ACTIVE_W<'a> {
    w: &'a mut W,
}
impl<'a> I2S_TX_CLK_ACTIVE_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 26)) | (((value as u32) & 0x01) << 26);
        self.w
    }
}
#[doc = "Reader of field `I2S_TX_CLKM_DIV_NUM`"]
pub type I2S_TX_CLKM_DIV_NUM_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `I2S_TX_CLKM_DIV_NUM`"]
pub struct I2S_TX_CLKM_DIV_NUM_W<'a> {
    w: &'a mut W,
}
impl<'a> I2S_TX_CLKM_DIV_NUM_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !0xff) | ((value as u32) & 0xff);
        self.w
    }
}
impl R {
    #[doc = "Bit 29"]
    #[inline(always)]
    pub fn i2s_clk_en(&self) -> I2S_CLK_EN_R {
        I2S_CLK_EN_R::new(((self.bits >> 29) & 0x01) != 0)
    }
    #[doc = "Bits 27:28"]
    #[inline(always)]
    pub fn i2s_tx_clk_sel(&self) -> I2S_TX_CLK_SEL_R {
        I2S_TX_CLK_SEL_R::new(((self.bits >> 27) & 0x03) as u8)
    }
    #[doc = "Bit 26"]
    #[inline(always)]
    pub fn i2s_tx_clk_active(&self) -> I2S_TX_CLK_ACTIVE_R {
        I2S_TX_CLK_ACTIVE_R::new(((self.bits >> 26) & 0x01) != 0)
    }
    #[doc = "Bits 0:7"]
    #[inline(always)]
    pub fn i2s_tx_clkm_div_num(&self) -> I2S_TX_CLKM_DIV_NUM_R {
        I2S_TX_CLKM_DIV_NUM_R::new((self.bits & 0xff) as u8)
    }
}
impl W {
    #[doc = "Bit 29"]
    #[inline(always)]
    pub fn i2s_clk_en(&mut self) -> I2S_CLK_EN_W {
        I2S_CLK_EN_W { w: self }
    }
    #[doc = "Bits 27:28"]
    #[inline(always)]
    pub fn i2s_tx_clk_sel(&mut self) -> I2S_TX_CLK_SEL_W {
        I2S_TX_CLK_SEL_W { w: self }
    }
    #[doc = "Bit 26"]
    #[inline(always)]
    pub fn i2s_tx_clk_active(&mut self) -> I2S_TX_CLK_ACTIVE_W {
        I2S_TX_CLK_ACTIVE_W { w: self }
    }
    #[doc = "Bits 0:7"]
    #[inline(always)]
    pub fn i2s_tx_clkm_div_num(&mut self) -> I2S_TX_CLKM_DIV_NUM_W {
        I2S_TX_CLKM_DIV_NUM_W { w: self }
    }
}