1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82

#[doc = "Register `ETM_CLK_CONF` reader"]
pub type R = crate::R<ETM_CLK_CONF_SPEC>;
#[doc = "Register `ETM_CLK_CONF` writer"]
pub type W = crate::W<ETM_CLK_CONF_SPEC>;
#[doc = "Field `ETM_CLK_SEL` reader - ."]
pub type ETM_CLK_SEL_R = crate::BitReader;
#[doc = "Field `ETM_CLK_SEL` writer - ."]
pub type ETM_CLK_SEL_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ETM_CLK_ACTIVE` reader - ."]
pub type ETM_CLK_ACTIVE_R = crate::BitReader;
#[doc = "Field `ETM_CLK_ACTIVE` writer - ."]
pub type ETM_CLK_ACTIVE_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - ."]
    #[inline(always)]
    pub fn etm_clk_sel(&self) -> ETM_CLK_SEL_R {
        ETM_CLK_SEL_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - ."]
    #[inline(always)]
    pub fn etm_clk_active(&self) -> ETM_CLK_ACTIVE_R {
        ETM_CLK_ACTIVE_R::new(((self.bits >> 1) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ETM_CLK_CONF")
            .field("etm_clk_sel", &format_args!("{}", self.etm_clk_sel().bit()))
            .field(
                "etm_clk_active",
                &format_args!("{}", self.etm_clk_active().bit()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<ETM_CLK_CONF_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        core::fmt::Debug::fmt(&self.read(), f)
    }
}
impl W {
    #[doc = "Bit 0 - ."]
    #[inline(always)]
    #[must_use]
    pub fn etm_clk_sel(&mut self) -> ETM_CLK_SEL_W<ETM_CLK_CONF_SPEC> {
        ETM_CLK_SEL_W::new(self, 0)
    }
    #[doc = "Bit 1 - ."]
    #[inline(always)]
    #[must_use]
    pub fn etm_clk_active(&mut self) -> ETM_CLK_ACTIVE_W<ETM_CLK_CONF_SPEC> {
        ETM_CLK_ACTIVE_W::new(self, 1)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`etm_clk_conf::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`etm_clk_conf::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct ETM_CLK_CONF_SPEC;
impl crate::RegisterSpec for ETM_CLK_CONF_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`etm_clk_conf::R`](R) reader structure"]
impl crate::Readable for ETM_CLK_CONF_SPEC {}
#[doc = "`write(|w| ..)` method takes [`etm_clk_conf::W`](W) writer structure"]
impl crate::Writable for ETM_CLK_CONF_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets ETM_CLK_CONF to value 0"]
impl crate::Resettable for ETM_CLK_CONF_SPEC {
    const RESET_VALUE: u32 = 0;
}