Struct esp32c2::spi1::cmd::W

source ·

pub struct W(_);

Expand description

Register CMD writer

Implementations§

source §

impl W

source

pub fn flash_pe(&mut self) -> FLASH_PE_W<'_, 17>

Bit 17 - In user mode, it is set to indicate that program/erase operation will be triggered. The bit is combined with spi_mem_usr bit. The bit will be cleared once the operation done.1: enable 0: disable.

source

pub fn usr(&mut self) -> USR_W<'_, 18>

Bit 18 - User define command enable. An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable.

source

pub fn flash_hpm(&mut self) -> FLASH_HPM_W<'_, 19>

Bit 19 - Drive Flash into high performance mode. The bit will be cleared once the operation done.1: enable 0: disable.

source

pub fn flash_res(&mut self) -> FLASH_RES_W<'_, 20>

Bit 20 - This bit combined with reg_resandres bit releases Flash from the power-down state or high performance mode and obtains the devices ID. The bit will be cleared once the operation done.1: enable 0: disable.

source

pub fn flash_dp(&mut self) -> FLASH_DP_W<'_, 21>

Bit 21 - Drive Flash into power down. An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable.

source

pub fn flash_ce(&mut self) -> FLASH_CE_W<'_, 22>

Bit 22 - Chip erase enable. Chip erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable.

source

pub fn flash_be(&mut self) -> FLASH_BE_W<'_, 23>

Bit 23 - Block erase enable(32KB) . Block erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable.

source

pub fn flash_se(&mut self) -> FLASH_SE_W<'_, 24>

Bit 24 - Sector erase enable(4KB). Sector erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable.

source

pub fn flash_pp(&mut self) -> FLASH_PP_W<'_, 25>

Bit 25 - Page program enable(1 byte ~256 bytes data to be programmed). Page program operation will be triggered when the bit is set. The bit will be cleared once the operation done .1: enable 0: disable.

source

pub fn flash_wrsr(&mut self) -> FLASH_WRSR_W<'_, 26>

Bit 26 - Write status register enable. Write status operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable.

source

pub fn flash_rdsr(&mut self) -> FLASH_RDSR_W<'_, 27>

Bit 27 - Read status register-1. Read status operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable.

source

pub fn flash_rdid(&mut self) -> FLASH_RDID_W<'_, 28>

Bit 28 - Read JEDEC ID . Read ID command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable.

source

pub fn flash_wrdi(&mut self) -> FLASH_WRDI_W<'_, 29>

Bit 29 - Write flash disable. Write disable command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable.

source

pub fn flash_wren(&mut self) -> FLASH_WREN_W<'_, 30>

Bit 30 - Write flash enable. Write enable command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable.

source

pub fn flash_read(&mut self) -> FLASH_READ_W<'_, 31>

Bit 31 - Read flash enable. Read flash operation will be triggered when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable.

source