1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
#[doc = "Register `SPI_DIN_MODE` reader"]
pub struct R(crate::R<SPI_DIN_MODE_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<SPI_DIN_MODE_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<SPI_DIN_MODE_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<SPI_DIN_MODE_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `SPI_DIN_MODE` writer"]
pub struct W(crate::W<SPI_DIN_MODE_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<SPI_DIN_MODE_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<SPI_DIN_MODE_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<SPI_DIN_MODE_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `SPI_DIN0_MODE` reader - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
pub type SPI_DIN0_MODE_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SPI_DIN0_MODE` writer - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
pub type SPI_DIN0_MODE_W<'a, const O: u8> =
crate::FieldWriter<'a, u32, SPI_DIN_MODE_SPEC, u8, u8, 2, O>;
#[doc = "Field `SPI_DIN1_MODE` reader - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
pub type SPI_DIN1_MODE_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SPI_DIN1_MODE` writer - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
pub type SPI_DIN1_MODE_W<'a, const O: u8> =
crate::FieldWriter<'a, u32, SPI_DIN_MODE_SPEC, u8, u8, 2, O>;
#[doc = "Field `SPI_DIN2_MODE` reader - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
pub type SPI_DIN2_MODE_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SPI_DIN2_MODE` writer - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
pub type SPI_DIN2_MODE_W<'a, const O: u8> =
crate::FieldWriter<'a, u32, SPI_DIN_MODE_SPEC, u8, u8, 2, O>;
#[doc = "Field `SPI_DIN3_MODE` reader - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
pub type SPI_DIN3_MODE_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SPI_DIN3_MODE` writer - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
pub type SPI_DIN3_MODE_W<'a, const O: u8> =
crate::FieldWriter<'a, u32, SPI_DIN_MODE_SPEC, u8, u8, 2, O>;
#[doc = "Field `SPI_DIN4_MODE` reader - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
pub type SPI_DIN4_MODE_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SPI_DIN4_MODE` writer - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
pub type SPI_DIN4_MODE_W<'a, const O: u8> =
crate::FieldWriter<'a, u32, SPI_DIN_MODE_SPEC, u8, u8, 2, O>;
#[doc = "Field `SPI_DIN5_MODE` reader - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
pub type SPI_DIN5_MODE_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SPI_DIN5_MODE` writer - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
pub type SPI_DIN5_MODE_W<'a, const O: u8> =
crate::FieldWriter<'a, u32, SPI_DIN_MODE_SPEC, u8, u8, 2, O>;
#[doc = "Field `SPI_DIN6_MODE` reader - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
pub type SPI_DIN6_MODE_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SPI_DIN6_MODE` writer - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
pub type SPI_DIN6_MODE_W<'a, const O: u8> =
crate::FieldWriter<'a, u32, SPI_DIN_MODE_SPEC, u8, u8, 2, O>;
#[doc = "Field `SPI_DIN7_MODE` reader - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
pub type SPI_DIN7_MODE_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SPI_DIN7_MODE` writer - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
pub type SPI_DIN7_MODE_W<'a, const O: u8> =
crate::FieldWriter<'a, u32, SPI_DIN_MODE_SPEC, u8, u8, 2, O>;
#[doc = "Field `SPI_TIMING_HCLK_ACTIVE` reader - 1:enable hclk in SPI input timing module. 0: disable it. Can be configured in CONF state."]
pub type SPI_TIMING_HCLK_ACTIVE_R = crate::BitReader<bool>;
#[doc = "Field `SPI_TIMING_HCLK_ACTIVE` writer - 1:enable hclk in SPI input timing module. 0: disable it. Can be configured in CONF state."]
pub type SPI_TIMING_HCLK_ACTIVE_W<'a, const O: u8> =
crate::BitWriter<'a, u32, SPI_DIN_MODE_SPEC, bool, O>;
impl R {
#[doc = "Bits 0:1 - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
#[inline(always)]
pub fn spi_din0_mode(&self) -> SPI_DIN0_MODE_R {
SPI_DIN0_MODE_R::new((self.bits & 3) as u8)
}
#[doc = "Bits 2:3 - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
#[inline(always)]
pub fn spi_din1_mode(&self) -> SPI_DIN1_MODE_R {
SPI_DIN1_MODE_R::new(((self.bits >> 2) & 3) as u8)
}
#[doc = "Bits 4:5 - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
#[inline(always)]
pub fn spi_din2_mode(&self) -> SPI_DIN2_MODE_R {
SPI_DIN2_MODE_R::new(((self.bits >> 4) & 3) as u8)
}
#[doc = "Bits 6:7 - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
#[inline(always)]
pub fn spi_din3_mode(&self) -> SPI_DIN3_MODE_R {
SPI_DIN3_MODE_R::new(((self.bits >> 6) & 3) as u8)
}
#[doc = "Bits 8:9 - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
#[inline(always)]
pub fn spi_din4_mode(&self) -> SPI_DIN4_MODE_R {
SPI_DIN4_MODE_R::new(((self.bits >> 8) & 3) as u8)
}
#[doc = "Bits 10:11 - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
#[inline(always)]
pub fn spi_din5_mode(&self) -> SPI_DIN5_MODE_R {
SPI_DIN5_MODE_R::new(((self.bits >> 10) & 3) as u8)
}
#[doc = "Bits 12:13 - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
#[inline(always)]
pub fn spi_din6_mode(&self) -> SPI_DIN6_MODE_R {
SPI_DIN6_MODE_R::new(((self.bits >> 12) & 3) as u8)
}
#[doc = "Bits 14:15 - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
#[inline(always)]
pub fn spi_din7_mode(&self) -> SPI_DIN7_MODE_R {
SPI_DIN7_MODE_R::new(((self.bits >> 14) & 3) as u8)
}
#[doc = "Bit 16 - 1:enable hclk in SPI input timing module. 0: disable it. Can be configured in CONF state."]
#[inline(always)]
pub fn spi_timing_hclk_active(&self) -> SPI_TIMING_HCLK_ACTIVE_R {
SPI_TIMING_HCLK_ACTIVE_R::new(((self.bits >> 16) & 1) != 0)
}
}
impl W {
#[doc = "Bits 0:1 - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
#[inline(always)]
pub fn spi_din0_mode(&mut self) -> SPI_DIN0_MODE_W<0> {
SPI_DIN0_MODE_W::new(self)
}
#[doc = "Bits 2:3 - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
#[inline(always)]
pub fn spi_din1_mode(&mut self) -> SPI_DIN1_MODE_W<2> {
SPI_DIN1_MODE_W::new(self)
}
#[doc = "Bits 4:5 - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
#[inline(always)]
pub fn spi_din2_mode(&mut self) -> SPI_DIN2_MODE_W<4> {
SPI_DIN2_MODE_W::new(self)
}
#[doc = "Bits 6:7 - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
#[inline(always)]
pub fn spi_din3_mode(&mut self) -> SPI_DIN3_MODE_W<6> {
SPI_DIN3_MODE_W::new(self)
}
#[doc = "Bits 8:9 - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
#[inline(always)]
pub fn spi_din4_mode(&mut self) -> SPI_DIN4_MODE_W<8> {
SPI_DIN4_MODE_W::new(self)
}
#[doc = "Bits 10:11 - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
#[inline(always)]
pub fn spi_din5_mode(&mut self) -> SPI_DIN5_MODE_W<10> {
SPI_DIN5_MODE_W::new(self)
}
#[doc = "Bits 12:13 - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
#[inline(always)]
pub fn spi_din6_mode(&mut self) -> SPI_DIN6_MODE_W<12> {
SPI_DIN6_MODE_W::new(self)
}
#[doc = "Bits 14:15 - the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."]
#[inline(always)]
pub fn spi_din7_mode(&mut self) -> SPI_DIN7_MODE_W<14> {
SPI_DIN7_MODE_W::new(self)
}
#[doc = "Bit 16 - 1:enable hclk in SPI input timing module. 0: disable it. Can be configured in CONF state."]
#[inline(always)]
pub fn spi_timing_hclk_active(&mut self) -> SPI_TIMING_HCLK_ACTIVE_W<16> {
SPI_TIMING_HCLK_ACTIVE_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "SPI input delay mode configuration\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [spi_din_mode](index.html) module"]
pub struct SPI_DIN_MODE_SPEC;
impl crate::RegisterSpec for SPI_DIN_MODE_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [spi_din_mode::R](R) reader structure"]
impl crate::Readable for SPI_DIN_MODE_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [spi_din_mode::W](W) writer structure"]
impl crate::Writable for SPI_DIN_MODE_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets SPI_DIN_MODE to value 0"]
impl crate::Resettable for SPI_DIN_MODE_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0
}
}