1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87

#[doc = "Reader of register SPI_DMA_CHAN_SEL"]
pub type R = crate::R<u32, super::SPI_DMA_CHAN_SEL>;
#[doc = "Writer for register SPI_DMA_CHAN_SEL"]
pub type W = crate::W<u32, super::SPI_DMA_CHAN_SEL>;
#[doc = "Register SPI_DMA_CHAN_SEL `reset()`'s with value 0"]
impl crate::ResetValue for super::SPI_DMA_CHAN_SEL {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}
#[doc = "Reader of field `SPI3_DMA_CHAN_SEL`"]
pub type SPI3_DMA_CHAN_SEL_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `SPI3_DMA_CHAN_SEL`"]
pub struct SPI3_DMA_CHAN_SEL_W<'a> {
    w: &'a mut W,
}
impl<'a> SPI3_DMA_CHAN_SEL_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 4)) | (((value as u32) & 0x03) << 4);
        self.w
    }
}
#[doc = "Reader of field `SPI2_DMA_CHAN_SEL`"]
pub type SPI2_DMA_CHAN_SEL_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `SPI2_DMA_CHAN_SEL`"]
pub struct SPI2_DMA_CHAN_SEL_W<'a> {
    w: &'a mut W,
}
impl<'a> SPI2_DMA_CHAN_SEL_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 2)) | (((value as u32) & 0x03) << 2);
        self.w
    }
}
#[doc = "Reader of field `SPI1_DMA_CHAN_SEL`"]
pub type SPI1_DMA_CHAN_SEL_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `SPI1_DMA_CHAN_SEL`"]
pub struct SPI1_DMA_CHAN_SEL_W<'a> {
    w: &'a mut W,
}
impl<'a> SPI1_DMA_CHAN_SEL_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !0x03) | ((value as u32) & 0x03);
        self.w
    }
}
impl R {
    #[doc = "Bits 4:5"]
    #[inline(always)]
    pub fn spi3_dma_chan_sel(&self) -> SPI3_DMA_CHAN_SEL_R {
        SPI3_DMA_CHAN_SEL_R::new(((self.bits >> 4) & 0x03) as u8)
    }
    #[doc = "Bits 2:3"]
    #[inline(always)]
    pub fn spi2_dma_chan_sel(&self) -> SPI2_DMA_CHAN_SEL_R {
        SPI2_DMA_CHAN_SEL_R::new(((self.bits >> 2) & 0x03) as u8)
    }
    #[doc = "Bits 0:1"]
    #[inline(always)]
    pub fn spi1_dma_chan_sel(&self) -> SPI1_DMA_CHAN_SEL_R {
        SPI1_DMA_CHAN_SEL_R::new((self.bits & 0x03) as u8)
    }
}
impl W {
    #[doc = "Bits 4:5"]
    #[inline(always)]
    pub fn spi3_dma_chan_sel(&mut self) -> SPI3_DMA_CHAN_SEL_W {
        SPI3_DMA_CHAN_SEL_W { w: self }
    }
    #[doc = "Bits 2:3"]
    #[inline(always)]
    pub fn spi2_dma_chan_sel(&mut self) -> SPI2_DMA_CHAN_SEL_W {
        SPI2_DMA_CHAN_SEL_W { w: self }
    }
    #[doc = "Bits 0:1"]
    #[inline(always)]
    pub fn spi1_dma_chan_sel(&mut self) -> SPI1_DMA_CHAN_SEL_W {
        SPI1_DMA_CHAN_SEL_W { w: self }
    }
}