1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49

#[doc = "Reader of register CPU_INTR_FROM_CPU_2"]
pub type R = crate::R<u32, super::CPU_INTR_FROM_CPU_2>;
#[doc = "Writer for register CPU_INTR_FROM_CPU_2"]
pub type W = crate::W<u32, super::CPU_INTR_FROM_CPU_2>;
#[doc = "Register CPU_INTR_FROM_CPU_2 `reset()`'s with value 0"]
impl crate::ResetValue for super::CPU_INTR_FROM_CPU_2 {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}
#[doc = "Reader of field `CPU_INTR_FROM_CPU_2`"]
pub type CPU_INTR_FROM_CPU_2_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `CPU_INTR_FROM_CPU_2`"]
pub struct CPU_INTR_FROM_CPU_2_W<'a> {
    w: &'a mut W,
}
impl<'a> CPU_INTR_FROM_CPU_2_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01);
        self.w
    }
}
impl R {
    #[doc = "Bit 0"]
    #[inline(always)]
    pub fn cpu_intr_from_cpu_2(&self) -> CPU_INTR_FROM_CPU_2_R {
        CPU_INTR_FROM_CPU_2_R::new((self.bits & 0x01) != 0)
    }
}
impl W {
    #[doc = "Bit 0"]
    #[inline(always)]
    pub fn cpu_intr_from_cpu_2(&mut self) -> CPU_INTR_FROM_CPU_2_W {
        CPU_INTR_FROM_CPU_2_W { w: self }
    }
}