1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302
#[doc = "Reader of register SAR_TSENS_CTRL"] pub type R = crate::R<u32, super::SAR_TSENS_CTRL>; #[doc = "Writer for register SAR_TSENS_CTRL"] pub type W = crate::W<u32, super::SAR_TSENS_CTRL>; #[doc = "Register SAR_TSENS_CTRL `reset()`'s with value 0"] impl crate::ResetValue for super::SAR_TSENS_CTRL { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `TSENS_DUMP_OUT`"] pub type TSENS_DUMP_OUT_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TSENS_DUMP_OUT`"] pub struct TSENS_DUMP_OUT_W<'a> { w: &'a mut W, } impl<'a> TSENS_DUMP_OUT_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 26)) | (((value as u32) & 0x01) << 26); self.w } } #[doc = "Reader of field `TSENS_POWER_UP_FORCE`"] pub type TSENS_POWER_UP_FORCE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TSENS_POWER_UP_FORCE`"] pub struct TSENS_POWER_UP_FORCE_W<'a> { w: &'a mut W, } impl<'a> TSENS_POWER_UP_FORCE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 25)) | (((value as u32) & 0x01) << 25); self.w } } #[doc = "Reader of field `TSENS_POWER_UP`"] pub type TSENS_POWER_UP_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TSENS_POWER_UP`"] pub struct TSENS_POWER_UP_W<'a> { w: &'a mut W, } impl<'a> TSENS_POWER_UP_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 24)) | (((value as u32) & 0x01) << 24); self.w } } #[doc = "Reader of field `TSENS_CLK_DIV`"] pub type TSENS_CLK_DIV_R = crate::R<u8, u8>; #[doc = "Write proxy for field `TSENS_CLK_DIV`"] pub struct TSENS_CLK_DIV_W<'a> { w: &'a mut W, } impl<'a> TSENS_CLK_DIV_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0xff << 16)) | (((value as u32) & 0xff) << 16); self.w } } #[doc = "Reader of field `TSENS_IN_INV`"] pub type TSENS_IN_INV_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TSENS_IN_INV`"] pub struct TSENS_IN_INV_W<'a> { w: &'a mut W, } impl<'a> TSENS_IN_INV_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 15)) | (((value as u32) & 0x01) << 15); self.w } } #[doc = "Reader of field `TSENS_CLK_GATED`"] pub type TSENS_CLK_GATED_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TSENS_CLK_GATED`"] pub struct TSENS_CLK_GATED_W<'a> { w: &'a mut W, } impl<'a> TSENS_CLK_GATED_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 14)) | (((value as u32) & 0x01) << 14); self.w } } #[doc = "Reader of field `TSENS_CLK_INV`"] pub type TSENS_CLK_INV_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TSENS_CLK_INV`"] pub struct TSENS_CLK_INV_W<'a> { w: &'a mut W, } impl<'a> TSENS_CLK_INV_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 13)) | (((value as u32) & 0x01) << 13); self.w } } #[doc = "Reader of field `TSENS_XPD_FORCE`"] pub type TSENS_XPD_FORCE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TSENS_XPD_FORCE`"] pub struct TSENS_XPD_FORCE_W<'a> { w: &'a mut W, } impl<'a> TSENS_XPD_FORCE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 12)) | (((value as u32) & 0x01) << 12); self.w } } #[doc = "Reader of field `TSENS_XPD_WAIT`"] pub type TSENS_XPD_WAIT_R = crate::R<u16, u16>; #[doc = "Write proxy for field `TSENS_XPD_WAIT`"] pub struct TSENS_XPD_WAIT_W<'a> { w: &'a mut W, } impl<'a> TSENS_XPD_WAIT_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u16) -> &'a mut W { self.w.bits = (self.w.bits & !0x0fff) | ((value as u32) & 0x0fff); self.w } } impl R { #[doc = "Bit 26"] #[inline(always)] pub fn tsens_dump_out(&self) -> TSENS_DUMP_OUT_R { TSENS_DUMP_OUT_R::new(((self.bits >> 26) & 0x01) != 0) } #[doc = "Bit 25"] #[inline(always)] pub fn tsens_power_up_force(&self) -> TSENS_POWER_UP_FORCE_R { TSENS_POWER_UP_FORCE_R::new(((self.bits >> 25) & 0x01) != 0) } #[doc = "Bit 24"] #[inline(always)] pub fn tsens_power_up(&self) -> TSENS_POWER_UP_R { TSENS_POWER_UP_R::new(((self.bits >> 24) & 0x01) != 0) } #[doc = "Bits 16:23"] #[inline(always)] pub fn tsens_clk_div(&self) -> TSENS_CLK_DIV_R { TSENS_CLK_DIV_R::new(((self.bits >> 16) & 0xff) as u8) } #[doc = "Bit 15"] #[inline(always)] pub fn tsens_in_inv(&self) -> TSENS_IN_INV_R { TSENS_IN_INV_R::new(((self.bits >> 15) & 0x01) != 0) } #[doc = "Bit 14"] #[inline(always)] pub fn tsens_clk_gated(&self) -> TSENS_CLK_GATED_R { TSENS_CLK_GATED_R::new(((self.bits >> 14) & 0x01) != 0) } #[doc = "Bit 13"] #[inline(always)] pub fn tsens_clk_inv(&self) -> TSENS_CLK_INV_R { TSENS_CLK_INV_R::new(((self.bits >> 13) & 0x01) != 0) } #[doc = "Bit 12"] #[inline(always)] pub fn tsens_xpd_force(&self) -> TSENS_XPD_FORCE_R { TSENS_XPD_FORCE_R::new(((self.bits >> 12) & 0x01) != 0) } #[doc = "Bits 0:11"] #[inline(always)] pub fn tsens_xpd_wait(&self) -> TSENS_XPD_WAIT_R { TSENS_XPD_WAIT_R::new((self.bits & 0x0fff) as u16) } } impl W { #[doc = "Bit 26"] #[inline(always)] pub fn tsens_dump_out(&mut self) -> TSENS_DUMP_OUT_W { TSENS_DUMP_OUT_W { w: self } } #[doc = "Bit 25"] #[inline(always)] pub fn tsens_power_up_force(&mut self) -> TSENS_POWER_UP_FORCE_W { TSENS_POWER_UP_FORCE_W { w: self } } #[doc = "Bit 24"] #[inline(always)] pub fn tsens_power_up(&mut self) -> TSENS_POWER_UP_W { TSENS_POWER_UP_W { w: self } } #[doc = "Bits 16:23"] #[inline(always)] pub fn tsens_clk_div(&mut self) -> TSENS_CLK_DIV_W { TSENS_CLK_DIV_W { w: self } } #[doc = "Bit 15"] #[inline(always)] pub fn tsens_in_inv(&mut self) -> TSENS_IN_INV_W { TSENS_IN_INV_W { w: self } } #[doc = "Bit 14"] #[inline(always)] pub fn tsens_clk_gated(&mut self) -> TSENS_CLK_GATED_W { TSENS_CLK_GATED_W { w: self } } #[doc = "Bit 13"] #[inline(always)] pub fn tsens_clk_inv(&mut self) -> TSENS_CLK_INV_W { TSENS_CLK_INV_W { w: self } } #[doc = "Bit 12"] #[inline(always)] pub fn tsens_xpd_force(&mut self) -> TSENS_XPD_FORCE_W { TSENS_XPD_FORCE_W { w: self } } #[doc = "Bits 0:11"] #[inline(always)] pub fn tsens_xpd_wait(&mut self) -> TSENS_XPD_WAIT_W { TSENS_XPD_WAIT_W { w: self } } }