1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170
#[doc = "Reader of register RTC_IO_RTC_DEBUG_SEL"] pub type R = crate::R<u32, super::RTC_IO_RTC_DEBUG_SEL>; #[doc = "Writer for register RTC_IO_RTC_DEBUG_SEL"] pub type W = crate::W<u32, super::RTC_IO_RTC_DEBUG_SEL>; #[doc = "Register RTC_IO_RTC_DEBUG_SEL `reset()`'s with value 0"] impl crate::ResetValue for super::RTC_IO_RTC_DEBUG_SEL { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `RTC_IO_DEBUG_12M_NO_GATING`"] pub type RTC_IO_DEBUG_12M_NO_GATING_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RTC_IO_DEBUG_12M_NO_GATING`"] pub struct RTC_IO_DEBUG_12M_NO_GATING_W<'a> { w: &'a mut W, } impl<'a> RTC_IO_DEBUG_12M_NO_GATING_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 25)) | (((value as u32) & 0x01) << 25); self.w } } #[doc = "Reader of field `RTC_IO_DEBUG_SEL4`"] pub type RTC_IO_DEBUG_SEL4_R = crate::R<u8, u8>; #[doc = "Write proxy for field `RTC_IO_DEBUG_SEL4`"] pub struct RTC_IO_DEBUG_SEL4_W<'a> { w: &'a mut W, } impl<'a> RTC_IO_DEBUG_SEL4_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x1f << 20)) | (((value as u32) & 0x1f) << 20); self.w } } #[doc = "Reader of field `RTC_IO_DEBUG_SEL3`"] pub type RTC_IO_DEBUG_SEL3_R = crate::R<u8, u8>; #[doc = "Write proxy for field `RTC_IO_DEBUG_SEL3`"] pub struct RTC_IO_DEBUG_SEL3_W<'a> { w: &'a mut W, } impl<'a> RTC_IO_DEBUG_SEL3_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x1f << 15)) | (((value as u32) & 0x1f) << 15); self.w } } #[doc = "Reader of field `RTC_IO_DEBUG_SEL2`"] pub type RTC_IO_DEBUG_SEL2_R = crate::R<u8, u8>; #[doc = "Write proxy for field `RTC_IO_DEBUG_SEL2`"] pub struct RTC_IO_DEBUG_SEL2_W<'a> { w: &'a mut W, } impl<'a> RTC_IO_DEBUG_SEL2_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x1f << 10)) | (((value as u32) & 0x1f) << 10); self.w } } #[doc = "Reader of field `RTC_IO_DEBUG_SEL1`"] pub type RTC_IO_DEBUG_SEL1_R = crate::R<u8, u8>; #[doc = "Write proxy for field `RTC_IO_DEBUG_SEL1`"] pub struct RTC_IO_DEBUG_SEL1_W<'a> { w: &'a mut W, } impl<'a> RTC_IO_DEBUG_SEL1_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x1f << 5)) | (((value as u32) & 0x1f) << 5); self.w } } #[doc = "Reader of field `RTC_IO_DEBUG_SEL0`"] pub type RTC_IO_DEBUG_SEL0_R = crate::R<u8, u8>; #[doc = "Write proxy for field `RTC_IO_DEBUG_SEL0`"] pub struct RTC_IO_DEBUG_SEL0_W<'a> { w: &'a mut W, } impl<'a> RTC_IO_DEBUG_SEL0_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x1f) | ((value as u32) & 0x1f); self.w } } impl R { #[doc = "Bit 25"] #[inline(always)] pub fn rtc_io_debug_12m_no_gating(&self) -> RTC_IO_DEBUG_12M_NO_GATING_R { RTC_IO_DEBUG_12M_NO_GATING_R::new(((self.bits >> 25) & 0x01) != 0) } #[doc = "Bits 20:24"] #[inline(always)] pub fn rtc_io_debug_sel4(&self) -> RTC_IO_DEBUG_SEL4_R { RTC_IO_DEBUG_SEL4_R::new(((self.bits >> 20) & 0x1f) as u8) } #[doc = "Bits 15:19"] #[inline(always)] pub fn rtc_io_debug_sel3(&self) -> RTC_IO_DEBUG_SEL3_R { RTC_IO_DEBUG_SEL3_R::new(((self.bits >> 15) & 0x1f) as u8) } #[doc = "Bits 10:14"] #[inline(always)] pub fn rtc_io_debug_sel2(&self) -> RTC_IO_DEBUG_SEL2_R { RTC_IO_DEBUG_SEL2_R::new(((self.bits >> 10) & 0x1f) as u8) } #[doc = "Bits 5:9"] #[inline(always)] pub fn rtc_io_debug_sel1(&self) -> RTC_IO_DEBUG_SEL1_R { RTC_IO_DEBUG_SEL1_R::new(((self.bits >> 5) & 0x1f) as u8) } #[doc = "Bits 0:4"] #[inline(always)] pub fn rtc_io_debug_sel0(&self) -> RTC_IO_DEBUG_SEL0_R { RTC_IO_DEBUG_SEL0_R::new((self.bits & 0x1f) as u8) } } impl W { #[doc = "Bit 25"] #[inline(always)] pub fn rtc_io_debug_12m_no_gating(&mut self) -> RTC_IO_DEBUG_12M_NO_GATING_W { RTC_IO_DEBUG_12M_NO_GATING_W { w: self } } #[doc = "Bits 20:24"] #[inline(always)] pub fn rtc_io_debug_sel4(&mut self) -> RTC_IO_DEBUG_SEL4_W { RTC_IO_DEBUG_SEL4_W { w: self } } #[doc = "Bits 15:19"] #[inline(always)] pub fn rtc_io_debug_sel3(&mut self) -> RTC_IO_DEBUG_SEL3_W { RTC_IO_DEBUG_SEL3_W { w: self } } #[doc = "Bits 10:14"] #[inline(always)] pub fn rtc_io_debug_sel2(&mut self) -> RTC_IO_DEBUG_SEL2_W { RTC_IO_DEBUG_SEL2_W { w: self } } #[doc = "Bits 5:9"] #[inline(always)] pub fn rtc_io_debug_sel1(&mut self) -> RTC_IO_DEBUG_SEL1_W { RTC_IO_DEBUG_SEL1_W { w: self } } #[doc = "Bits 0:4"] #[inline(always)] pub fn rtc_io_debug_sel0(&mut self) -> RTC_IO_DEBUG_SEL0_W { RTC_IO_DEBUG_SEL0_W { w: self } } }