1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121

#[doc = "Register `MEM_ACCESS_DBUG0` reader"]
pub type R = crate::R<MEM_ACCESS_DBUG0_SPEC>;
#[doc = "Field `PRO_ROM_MPU_AD` reader - "]
pub type PRO_ROM_MPU_AD_R = crate::BitReader;
#[doc = "Field `PRO_ROM_IA` reader - "]
pub type PRO_ROM_IA_R = crate::BitReader;
#[doc = "Field `APP_ROM_MPU_AD` reader - "]
pub type APP_ROM_MPU_AD_R = crate::BitReader;
#[doc = "Field `APP_ROM_IA` reader - "]
pub type APP_ROM_IA_R = crate::BitReader;
#[doc = "Field `SHARE_ROM_MPU_AD` reader - "]
pub type SHARE_ROM_MPU_AD_R = crate::FieldReader;
#[doc = "Field `SHARE_ROM_IA` reader - "]
pub type SHARE_ROM_IA_R = crate::FieldReader;
#[doc = "Field `INTERNAL_SRAM_MMU_AD` reader - "]
pub type INTERNAL_SRAM_MMU_AD_R = crate::FieldReader;
#[doc = "Field `INTERNAL_SRAM_IA` reader - "]
pub type INTERNAL_SRAM_IA_R = crate::FieldReader<u16>;
#[doc = "Field `INTERNAL_SRAM_MMU_MULTI_HIT` reader - "]
pub type INTERNAL_SRAM_MMU_MULTI_HIT_R = crate::FieldReader;
impl R {
    #[doc = "Bit 0"]
    #[inline(always)]
    pub fn pro_rom_mpu_ad(&self) -> PRO_ROM_MPU_AD_R {
        PRO_ROM_MPU_AD_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1"]
    #[inline(always)]
    pub fn pro_rom_ia(&self) -> PRO_ROM_IA_R {
        PRO_ROM_IA_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2"]
    #[inline(always)]
    pub fn app_rom_mpu_ad(&self) -> APP_ROM_MPU_AD_R {
        APP_ROM_MPU_AD_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3"]
    #[inline(always)]
    pub fn app_rom_ia(&self) -> APP_ROM_IA_R {
        APP_ROM_IA_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bits 4:5"]
    #[inline(always)]
    pub fn share_rom_mpu_ad(&self) -> SHARE_ROM_MPU_AD_R {
        SHARE_ROM_MPU_AD_R::new(((self.bits >> 4) & 3) as u8)
    }
    #[doc = "Bits 6:9"]
    #[inline(always)]
    pub fn share_rom_ia(&self) -> SHARE_ROM_IA_R {
        SHARE_ROM_IA_R::new(((self.bits >> 6) & 0x0f) as u8)
    }
    #[doc = "Bits 10:13"]
    #[inline(always)]
    pub fn internal_sram_mmu_ad(&self) -> INTERNAL_SRAM_MMU_AD_R {
        INTERNAL_SRAM_MMU_AD_R::new(((self.bits >> 10) & 0x0f) as u8)
    }
    #[doc = "Bits 14:25"]
    #[inline(always)]
    pub fn internal_sram_ia(&self) -> INTERNAL_SRAM_IA_R {
        INTERNAL_SRAM_IA_R::new(((self.bits >> 14) & 0x0fff) as u16)
    }
    #[doc = "Bits 26:29"]
    #[inline(always)]
    pub fn internal_sram_mmu_multi_hit(&self) -> INTERNAL_SRAM_MMU_MULTI_HIT_R {
        INTERNAL_SRAM_MMU_MULTI_HIT_R::new(((self.bits >> 26) & 0x0f) as u8)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("MEM_ACCESS_DBUG0")
            .field(
                "pro_rom_mpu_ad",
                &format_args!("{}", self.pro_rom_mpu_ad().bit()),
            )
            .field("pro_rom_ia", &format_args!("{}", self.pro_rom_ia().bit()))
            .field(
                "app_rom_mpu_ad",
                &format_args!("{}", self.app_rom_mpu_ad().bit()),
            )
            .field("app_rom_ia", &format_args!("{}", self.app_rom_ia().bit()))
            .field(
                "share_rom_mpu_ad",
                &format_args!("{}", self.share_rom_mpu_ad().bits()),
            )
            .field(
                "share_rom_ia",
                &format_args!("{}", self.share_rom_ia().bits()),
            )
            .field(
                "internal_sram_mmu_ad",
                &format_args!("{}", self.internal_sram_mmu_ad().bits()),
            )
            .field(
                "internal_sram_ia",
                &format_args!("{}", self.internal_sram_ia().bits()),
            )
            .field(
                "internal_sram_mmu_multi_hit",
                &format_args!("{}", self.internal_sram_mmu_multi_hit().bits()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<MEM_ACCESS_DBUG0_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        core::fmt::Debug::fmt(&self.read(), f)
    }
}
#[doc = "\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`mem_access_dbug0::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct MEM_ACCESS_DBUG0_SPEC;
impl crate::RegisterSpec for MEM_ACCESS_DBUG0_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`mem_access_dbug0::R`](R) reader structure"]
impl crate::Readable for MEM_ACCESS_DBUG0_SPEC {}
#[doc = "`reset()` method sets MEM_ACCESS_DBUG0 to value 0"]
impl crate::Resettable for MEM_ACCESS_DBUG0_SPEC {
    const RESET_VALUE: u32 = 0;
}