1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212

#[doc = "Register `BLK0_RDATA3` reader"]
pub type R = crate::R<BLK0_RDATA3_SPEC>;
#[doc = "Register `BLK0_RDATA3` writer"]
pub type W = crate::W<BLK0_RDATA3_SPEC>;
#[doc = "Field `RD_DISABLE_APP_CPU` reader - "]
pub type RD_DISABLE_APP_CPU_R = crate::BitReader;
#[doc = "Field `RD_DISABLE_BT` reader - "]
pub type RD_DISABLE_BT_R = crate::BitReader;
#[doc = "Field `RD_CHIP_PACKAGE_4BIT` reader - "]
pub type RD_CHIP_PACKAGE_4BIT_R = crate::BitReader;
#[doc = "Field `RD_DIS_CACHE` reader - "]
pub type RD_DIS_CACHE_R = crate::BitReader;
#[doc = "Field `RD_SPI_PAD_CONFIG_HD` reader - "]
pub type RD_SPI_PAD_CONFIG_HD_R = crate::FieldReader;
#[doc = "Field `RD_CHIP_PACKAGE` reader - "]
pub type RD_CHIP_PACKAGE_R = crate::FieldReader;
#[doc = "Field `RD_CHIP_PACKAGE` writer - "]
pub type RD_CHIP_PACKAGE_W<'a, REG, const O: u8> = crate::FieldWriter<'a, REG, 3, O>;
#[doc = "Field `RD_CHIP_CPU_FREQ_LOW` reader - "]
pub type RD_CHIP_CPU_FREQ_LOW_R = crate::BitReader;
#[doc = "Field `RD_CHIP_CPU_FREQ_LOW` writer - "]
pub type RD_CHIP_CPU_FREQ_LOW_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `RD_CHIP_CPU_FREQ_RATED` reader - "]
pub type RD_CHIP_CPU_FREQ_RATED_R = crate::BitReader;
#[doc = "Field `RD_CHIP_CPU_FREQ_RATED` writer - "]
pub type RD_CHIP_CPU_FREQ_RATED_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `RD_BLK3_PART_RESERVE` reader - "]
pub type RD_BLK3_PART_RESERVE_R = crate::BitReader;
#[doc = "Field `RD_BLK3_PART_RESERVE` writer - "]
pub type RD_BLK3_PART_RESERVE_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `RD_CHIP_VER_REV1` reader - "]
pub type RD_CHIP_VER_REV1_R = crate::BitReader;
#[doc = "Field `RD_CHIP_VER_REV1` writer - "]
pub type RD_CHIP_VER_REV1_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `RD_RESERVE_0_112` reader - "]
pub type RD_RESERVE_0_112_R = crate::FieldReader<u16>;
#[doc = "Field `RD_RESERVE_0_112` writer - "]
pub type RD_RESERVE_0_112_W<'a, REG, const O: u8> = crate::FieldWriter<'a, REG, 16, O, u16>;
impl R {
    #[doc = "Bit 0"]
    #[inline(always)]
    pub fn rd_disable_app_cpu(&self) -> RD_DISABLE_APP_CPU_R {
        RD_DISABLE_APP_CPU_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1"]
    #[inline(always)]
    pub fn rd_disable_bt(&self) -> RD_DISABLE_BT_R {
        RD_DISABLE_BT_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2"]
    #[inline(always)]
    pub fn rd_chip_package_4bit(&self) -> RD_CHIP_PACKAGE_4BIT_R {
        RD_CHIP_PACKAGE_4BIT_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3"]
    #[inline(always)]
    pub fn rd_dis_cache(&self) -> RD_DIS_CACHE_R {
        RD_DIS_CACHE_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bits 4:8"]
    #[inline(always)]
    pub fn rd_spi_pad_config_hd(&self) -> RD_SPI_PAD_CONFIG_HD_R {
        RD_SPI_PAD_CONFIG_HD_R::new(((self.bits >> 4) & 0x1f) as u8)
    }
    #[doc = "Bits 9:11"]
    #[inline(always)]
    pub fn rd_chip_package(&self) -> RD_CHIP_PACKAGE_R {
        RD_CHIP_PACKAGE_R::new(((self.bits >> 9) & 7) as u8)
    }
    #[doc = "Bit 12"]
    #[inline(always)]
    pub fn rd_chip_cpu_freq_low(&self) -> RD_CHIP_CPU_FREQ_LOW_R {
        RD_CHIP_CPU_FREQ_LOW_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13"]
    #[inline(always)]
    pub fn rd_chip_cpu_freq_rated(&self) -> RD_CHIP_CPU_FREQ_RATED_R {
        RD_CHIP_CPU_FREQ_RATED_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14"]
    #[inline(always)]
    pub fn rd_blk3_part_reserve(&self) -> RD_BLK3_PART_RESERVE_R {
        RD_BLK3_PART_RESERVE_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15"]
    #[inline(always)]
    pub fn rd_chip_ver_rev1(&self) -> RD_CHIP_VER_REV1_R {
        RD_CHIP_VER_REV1_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bits 16:31"]
    #[inline(always)]
    pub fn rd_reserve_0_112(&self) -> RD_RESERVE_0_112_R {
        RD_RESERVE_0_112_R::new(((self.bits >> 16) & 0xffff) as u16)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("BLK0_RDATA3")
            .field(
                "rd_disable_app_cpu",
                &format_args!("{}", self.rd_disable_app_cpu().bit()),
            )
            .field(
                "rd_disable_bt",
                &format_args!("{}", self.rd_disable_bt().bit()),
            )
            .field(
                "rd_chip_package_4bit",
                &format_args!("{}", self.rd_chip_package_4bit().bit()),
            )
            .field(
                "rd_dis_cache",
                &format_args!("{}", self.rd_dis_cache().bit()),
            )
            .field(
                "rd_spi_pad_config_hd",
                &format_args!("{}", self.rd_spi_pad_config_hd().bits()),
            )
            .field(
                "rd_chip_package",
                &format_args!("{}", self.rd_chip_package().bits()),
            )
            .field(
                "rd_chip_cpu_freq_low",
                &format_args!("{}", self.rd_chip_cpu_freq_low().bit()),
            )
            .field(
                "rd_chip_cpu_freq_rated",
                &format_args!("{}", self.rd_chip_cpu_freq_rated().bit()),
            )
            .field(
                "rd_blk3_part_reserve",
                &format_args!("{}", self.rd_blk3_part_reserve().bit()),
            )
            .field(
                "rd_chip_ver_rev1",
                &format_args!("{}", self.rd_chip_ver_rev1().bit()),
            )
            .field(
                "rd_reserve_0_112",
                &format_args!("{}", self.rd_reserve_0_112().bits()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<BLK0_RDATA3_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        self.read().fmt(f)
    }
}
impl W {
    #[doc = "Bits 9:11"]
    #[inline(always)]
    #[must_use]
    pub fn rd_chip_package(&mut self) -> RD_CHIP_PACKAGE_W<BLK0_RDATA3_SPEC, 9> {
        RD_CHIP_PACKAGE_W::new(self)
    }
    #[doc = "Bit 12"]
    #[inline(always)]
    #[must_use]
    pub fn rd_chip_cpu_freq_low(&mut self) -> RD_CHIP_CPU_FREQ_LOW_W<BLK0_RDATA3_SPEC, 12> {
        RD_CHIP_CPU_FREQ_LOW_W::new(self)
    }
    #[doc = "Bit 13"]
    #[inline(always)]
    #[must_use]
    pub fn rd_chip_cpu_freq_rated(&mut self) -> RD_CHIP_CPU_FREQ_RATED_W<BLK0_RDATA3_SPEC, 13> {
        RD_CHIP_CPU_FREQ_RATED_W::new(self)
    }
    #[doc = "Bit 14"]
    #[inline(always)]
    #[must_use]
    pub fn rd_blk3_part_reserve(&mut self) -> RD_BLK3_PART_RESERVE_W<BLK0_RDATA3_SPEC, 14> {
        RD_BLK3_PART_RESERVE_W::new(self)
    }
    #[doc = "Bit 15"]
    #[inline(always)]
    #[must_use]
    pub fn rd_chip_ver_rev1(&mut self) -> RD_CHIP_VER_REV1_W<BLK0_RDATA3_SPEC, 15> {
        RD_CHIP_VER_REV1_W::new(self)
    }
    #[doc = "Bits 16:31"]
    #[inline(always)]
    #[must_use]
    pub fn rd_reserve_0_112(&mut self) -> RD_RESERVE_0_112_W<BLK0_RDATA3_SPEC, 16> {
        RD_RESERVE_0_112_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`blk0_rdata3::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`blk0_rdata3::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct BLK0_RDATA3_SPEC;
impl crate::RegisterSpec for BLK0_RDATA3_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`blk0_rdata3::R`](R) reader structure"]
impl crate::Readable for BLK0_RDATA3_SPEC {}
#[doc = "`write(|w| ..)` method takes [`blk0_rdata3::W`](W) writer structure"]
impl crate::Writable for BLK0_RDATA3_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets BLK0_RDATA3 to value 0"]
impl crate::Resettable for BLK0_RDATA3_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}