Struct esp32::dport::cache_ia_int_en::R

source ·
pub struct R(_);
Expand description

Register CACHE_IA_INT_EN reader

Implementations§

source§

impl R

source

pub fn cache_ia_int_en(&self) -> CACHE_IA_INT_EN_R

Bits 0:27 - Interrupt enable bits for various invalid cache access reasons

source

pub fn cache_ia_int_app_drom0(&self) -> CACHE_IA_INT_APP_DROM0_R

Bit 0 - APP CPU invalid access to DROM0 when cache is disabled

source

pub fn cache_ia_int_app_iram0(&self) -> CACHE_IA_INT_APP_IRAM0_R

Bit 1 - APP CPU invalid access to IRAM0 when cache is disabled

source

pub fn cache_ia_int_app_iram1(&self) -> CACHE_IA_INT_APP_IRAM1_R

Bit 2 - APP CPU invalid access to IRAM1 when cache is disabled

source

pub fn cache_ia_int_app_irom0(&self) -> CACHE_IA_INT_APP_IROM0_R

Bit 3 - APP CPU invalid access to IROM0 when cache is disabled

source

pub fn cache_ia_int_app_dram1(&self) -> CACHE_IA_INT_APP_DRAM1_R

Bit 4 - APP CPU invalid access to DRAM1 when cache is disabled

source

pub fn cache_ia_int_app_opposite(&self) -> CACHE_IA_INT_APP_OPPOSITE_R

Bit 5 - APP CPU invalid access to APP CPU cache when cache disabled

source

pub fn cache_ia_int_pro_drom0(&self) -> CACHE_IA_INT_PRO_DROM0_R

Bit 14 - PRO CPU invalid access to DROM0 when cache is disabled

source

pub fn cache_ia_int_pro_iram0(&self) -> CACHE_IA_INT_PRO_IRAM0_R

Bit 15 - PRO CPU invalid access to IRAM0 when cache is disabled

source

pub fn cache_ia_int_pro_iram1(&self) -> CACHE_IA_INT_PRO_IRAM1_R

Bit 16 - PRO CPU invalid access to IRAM1 when cache is disabled

source

pub fn cache_ia_int_pro_irom0(&self) -> CACHE_IA_INT_PRO_IROM0_R

Bit 17 - PRO CPU invalid access to IROM0 when cache is disabled

source

pub fn cache_ia_int_pro_dram1(&self) -> CACHE_IA_INT_PRO_DRAM1_R

Bit 18 - PRO CPU invalid access to DRAM1 when cache is disabled

source

pub fn cache_ia_int_pro_opposite(&self) -> CACHE_IA_INT_PRO_OPPOSITE_R

Bit 19 - PRO CPU invalid access to APP CPU cache when cache disabled

Methods from Deref<Target = R<CACHE_IA_INT_EN_SPEC>>§

source

pub fn bits(&self) -> REG::Ux

Reads raw bits from register.

Trait Implementations§

source§

impl Deref for R

§

type Target = R<CACHE_IA_INT_EN_SPEC>

The resulting type after dereferencing.
source§

fn deref(&self) -> &Self::Target

Dereferences the value.
source§

impl From<R<CACHE_IA_INT_EN_SPEC>> for R

source§

fn from(reader: R<CACHE_IA_INT_EN_SPEC>) -> Self

Converts to this type from the input type.

Auto Trait Implementations§

§

impl RefUnwindSafe for R

§

impl Send for R

§

impl Sync for R

§

impl Unpin for R

§

impl UnwindSafe for R

Blanket Implementations§

source§

impl<T> Any for Twhere T: 'static + ?Sized,

source§

fn type_id(&self) -> TypeId

Gets the TypeId of self. Read more
source§

impl<T> Borrow<T> for Twhere T: ?Sized,

source§

fn borrow(&self) -> &T

Immutably borrows from an owned value. Read more
source§

impl<T> BorrowMut<T> for Twhere T: ?Sized,

source§

fn borrow_mut(&mut self) -> &mut T

Mutably borrows from an owned value. Read more
source§

impl<T> From<T> for T

source§

fn from(t: T) -> T

Returns the argument unchanged.

source§

impl<T, U> Into<U> for Twhere U: From<T>,

source§

fn into(self) -> U

Calls U::from(self).

That is, this conversion is whatever the implementation of From<T> for U chooses to do.

source§

impl<T, U> TryFrom<U> for Twhere U: Into<T>,

§

type Error = Infallible

The type returned in the event of a conversion error.
source§

fn try_from(value: U) -> Result<T, <T as TryFrom<U>>::Error>

Performs the conversion.
source§

impl<T, U> TryInto<U> for Twhere U: TryFrom<T>,

§

type Error = <U as TryFrom<T>>::Error

The type returned in the event of a conversion error.
source§

fn try_into(self) -> Result<U, <U as TryFrom<T>>::Error>

Performs the conversion.