1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51

#[doc = "Register `SHA1_BUSY` reader"]
pub struct R(crate::R<SHA1_BUSY_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<SHA1_BUSY_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<SHA1_BUSY_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<SHA1_BUSY_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Field `SHA1_BUSY` reader - SHA-1 operation status: 1 if the SHA accelerator is processing data, 0 if it is idle."]
pub type SHA1_BUSY_R = crate::BitReader;
impl R {
    #[doc = "Bit 0 - SHA-1 operation status: 1 if the SHA accelerator is processing data, 0 if it is idle."]
    #[inline(always)]
    pub fn sha1_busy(&self) -> SHA1_BUSY_R {
        SHA1_BUSY_R::new((self.bits & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SHA1_BUSY")
            .field("sha1_busy", &format_args!("{}", self.sha1_busy().bit()))
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<SHA1_BUSY_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        self.read().fmt(f)
    }
}
#[doc = "\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [sha1_busy](index.html) module"]
pub struct SHA1_BUSY_SPEC;
impl crate::RegisterSpec for SHA1_BUSY_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [sha1_busy::R](R) reader structure"]
impl crate::Readable for SHA1_BUSY_SPEC {
    type Reader = R;
}
#[doc = "`reset()` method sets SHA1_BUSY to value 0"]
impl crate::Resettable for SHA1_BUSY_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}