pub struct W(_);
Expand description
Register CTR
writer
Implementations§
source§impl W
impl W
sourcepub fn sda_force_out(&mut self) -> SDA_FORCE_OUT_W<'_, 0>
pub fn sda_force_out(&mut self) -> SDA_FORCE_OUT_W<'_, 0>
Bit 0 - 1: normally ouput sda data 0: exchange the function of sda_o and sda_oe (sda_o is the original internal output sda signal sda_oe is the enable bit for the internal output sda signal)
sourcepub fn scl_force_out(&mut self) -> SCL_FORCE_OUT_W<'_, 1>
pub fn scl_force_out(&mut self) -> SCL_FORCE_OUT_W<'_, 1>
Bit 1 - 1: normally ouput scl clock 0: exchange the function of scl_o and scl_oe (scl_o is the original internal output scl signal scl_oe is the enable bit for the internal output scl signal)
sourcepub fn sample_scl_level(&mut self) -> SAMPLE_SCL_LEVEL_W<'_, 2>
pub fn sample_scl_level(&mut self) -> SAMPLE_SCL_LEVEL_W<'_, 2>
Bit 2 - Set this bit to sample data in SCL low level. clear this bit to sample data in SCL high level.
sourcepub fn ms_mode(&mut self) -> MS_MODE_W<'_, 4>
pub fn ms_mode(&mut self) -> MS_MODE_W<'_, 4>
Bit 4 - Set this bit to configure the module as i2c master clear this bit to configure the module as i2c slave.
sourcepub fn trans_start(&mut self) -> TRANS_START_W<'_, 5>
pub fn trans_start(&mut self) -> TRANS_START_W<'_, 5>
Bit 5 - Set this bit to start sending data in txfifo.
sourcepub fn tx_lsb_first(&mut self) -> TX_LSB_FIRST_W<'_, 6>
pub fn tx_lsb_first(&mut self) -> TX_LSB_FIRST_W<'_, 6>
Bit 6 - This bit is used to control the sending mode for data need to be send. 1: receive data from most significant bit 0: receive data from least significant bit
sourcepub fn rx_lsb_first(&mut self) -> RX_LSB_FIRST_W<'_, 7>
pub fn rx_lsb_first(&mut self) -> RX_LSB_FIRST_W<'_, 7>
Bit 7 - This bit is used to control the storage mode for received datas. 1: receive data from most significant bit 0: receive data from least significant bit