1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832
#[doc = "Reader of register CONF0"] pub type R = crate::R<u32, super::CONF0>; #[doc = "Writer for register CONF0"] pub type W = crate::W<u32, super::CONF0>; #[doc = "Register CONF0 `reset()`'s with value 0"] impl crate::ResetValue for super::CONF0 { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `UART_RX_BRK_EOF_EN`"] pub type UART_RX_BRK_EOF_EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `UART_RX_BRK_EOF_EN`"] pub struct UART_RX_BRK_EOF_EN_W<'a> { w: &'a mut W, } impl<'a> UART_RX_BRK_EOF_EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 23)) | (((value as u32) & 0x01) << 23); self.w } } #[doc = "Reader of field `CLK_EN`"] pub type CLK_EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CLK_EN`"] pub struct CLK_EN_W<'a> { w: &'a mut W, } impl<'a> CLK_EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 22)) | (((value as u32) & 0x01) << 22); self.w } } #[doc = "Reader of field `ENCODE_CRC_EN`"] pub type ENCODE_CRC_EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `ENCODE_CRC_EN`"] pub struct ENCODE_CRC_EN_W<'a> { w: &'a mut W, } impl<'a> ENCODE_CRC_EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 21)) | (((value as u32) & 0x01) << 21); self.w } } #[doc = "Reader of field `LEN_EOF_EN`"] pub type LEN_EOF_EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `LEN_EOF_EN`"] pub struct LEN_EOF_EN_W<'a> { w: &'a mut W, } impl<'a> LEN_EOF_EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 20)) | (((value as u32) & 0x01) << 20); self.w } } #[doc = "Reader of field `UART_IDLE_EOF_EN`"] pub type UART_IDLE_EOF_EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `UART_IDLE_EOF_EN`"] pub struct UART_IDLE_EOF_EN_W<'a> { w: &'a mut W, } impl<'a> UART_IDLE_EOF_EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 19)) | (((value as u32) & 0x01) << 19); self.w } } #[doc = "Reader of field `CRC_REC_EN`"] pub type CRC_REC_EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CRC_REC_EN`"] pub struct CRC_REC_EN_W<'a> { w: &'a mut W, } impl<'a> CRC_REC_EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 18)) | (((value as u32) & 0x01) << 18); self.w } } #[doc = "Reader of field `HEAD_EN`"] pub type HEAD_EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `HEAD_EN`"] pub struct HEAD_EN_W<'a> { w: &'a mut W, } impl<'a> HEAD_EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 17)) | (((value as u32) & 0x01) << 17); self.w } } #[doc = "Reader of field `SEPER_EN`"] pub type SEPER_EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `SEPER_EN`"] pub struct SEPER_EN_W<'a> { w: &'a mut W, } impl<'a> SEPER_EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 16)) | (((value as u32) & 0x01) << 16); self.w } } #[doc = "Reader of field `MEM_TRANS_EN`"] pub type MEM_TRANS_EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `MEM_TRANS_EN`"] pub struct MEM_TRANS_EN_W<'a> { w: &'a mut W, } impl<'a> MEM_TRANS_EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 15)) | (((value as u32) & 0x01) << 15); self.w } } #[doc = "Reader of field `OUT_DATA_BURST_EN`"] pub type OUT_DATA_BURST_EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `OUT_DATA_BURST_EN`"] pub struct OUT_DATA_BURST_EN_W<'a> { w: &'a mut W, } impl<'a> OUT_DATA_BURST_EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 14)) | (((value as u32) & 0x01) << 14); self.w } } #[doc = "Reader of field `INDSCR_BURST_EN`"] pub type INDSCR_BURST_EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `INDSCR_BURST_EN`"] pub struct INDSCR_BURST_EN_W<'a> { w: &'a mut W, } impl<'a> INDSCR_BURST_EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 13)) | (((value as u32) & 0x01) << 13); self.w } } #[doc = "Reader of field `OUTDSCR_BURST_EN`"] pub type OUTDSCR_BURST_EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `OUTDSCR_BURST_EN`"] pub struct OUTDSCR_BURST_EN_W<'a> { w: &'a mut W, } impl<'a> OUTDSCR_BURST_EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 12)) | (((value as u32) & 0x01) << 12); self.w } } #[doc = "Reader of field `UART2_CE`"] pub type UART2_CE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `UART2_CE`"] pub struct UART2_CE_W<'a> { w: &'a mut W, } impl<'a> UART2_CE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 11)) | (((value as u32) & 0x01) << 11); self.w } } #[doc = "Reader of field `UART1_CE`"] pub type UART1_CE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `UART1_CE`"] pub struct UART1_CE_W<'a> { w: &'a mut W, } impl<'a> UART1_CE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 10)) | (((value as u32) & 0x01) << 10); self.w } } #[doc = "Reader of field `UART0_CE`"] pub type UART0_CE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `UART0_CE`"] pub struct UART0_CE_W<'a> { w: &'a mut W, } impl<'a> UART0_CE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 9)) | (((value as u32) & 0x01) << 9); self.w } } #[doc = "Reader of field `OUT_EOF_MODE`"] pub type OUT_EOF_MODE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `OUT_EOF_MODE`"] pub struct OUT_EOF_MODE_W<'a> { w: &'a mut W, } impl<'a> OUT_EOF_MODE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8); self.w } } #[doc = "Reader of field `OUT_NO_RESTART_CLR`"] pub type OUT_NO_RESTART_CLR_R = crate::R<bool, bool>; #[doc = "Write proxy for field `OUT_NO_RESTART_CLR`"] pub struct OUT_NO_RESTART_CLR_W<'a> { w: &'a mut W, } impl<'a> OUT_NO_RESTART_CLR_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 7)) | (((value as u32) & 0x01) << 7); self.w } } #[doc = "Reader of field `OUT_AUTO_WRBACK`"] pub type OUT_AUTO_WRBACK_R = crate::R<bool, bool>; #[doc = "Write proxy for field `OUT_AUTO_WRBACK`"] pub struct OUT_AUTO_WRBACK_W<'a> { w: &'a mut W, } impl<'a> OUT_AUTO_WRBACK_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 6)) | (((value as u32) & 0x01) << 6); self.w } } #[doc = "Reader of field `OUT_LOOP_TEST`"] pub type OUT_LOOP_TEST_R = crate::R<bool, bool>; #[doc = "Write proxy for field `OUT_LOOP_TEST`"] pub struct OUT_LOOP_TEST_W<'a> { w: &'a mut W, } impl<'a> OUT_LOOP_TEST_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u32) & 0x01) << 5); self.w } } #[doc = "Reader of field `IN_LOOP_TEST`"] pub type IN_LOOP_TEST_R = crate::R<bool, bool>; #[doc = "Write proxy for field `IN_LOOP_TEST`"] pub struct IN_LOOP_TEST_W<'a> { w: &'a mut W, } impl<'a> IN_LOOP_TEST_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 4)) | (((value as u32) & 0x01) << 4); self.w } } #[doc = "Reader of field `AHBM_RST`"] pub type AHBM_RST_R = crate::R<bool, bool>; #[doc = "Write proxy for field `AHBM_RST`"] pub struct AHBM_RST_W<'a> { w: &'a mut W, } impl<'a> AHBM_RST_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u32) & 0x01) << 3); self.w } } #[doc = "Reader of field `AHBM_FIFO_RST`"] pub type AHBM_FIFO_RST_R = crate::R<bool, bool>; #[doc = "Write proxy for field `AHBM_FIFO_RST`"] pub struct AHBM_FIFO_RST_W<'a> { w: &'a mut W, } impl<'a> AHBM_FIFO_RST_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "Reader of field `OUT_RST`"] pub type OUT_RST_R = crate::R<bool, bool>; #[doc = "Write proxy for field `OUT_RST`"] pub struct OUT_RST_W<'a> { w: &'a mut W, } impl<'a> OUT_RST_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Reader of field `IN_RST`"] pub type IN_RST_R = crate::R<bool, bool>; #[doc = "Write proxy for field `IN_RST`"] pub struct IN_RST_W<'a> { w: &'a mut W, } impl<'a> IN_RST_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } impl R { #[doc = "Bit 23"] #[inline(always)] pub fn uart_rx_brk_eof_en(&self) -> UART_RX_BRK_EOF_EN_R { UART_RX_BRK_EOF_EN_R::new(((self.bits >> 23) & 0x01) != 0) } #[doc = "Bit 22"] #[inline(always)] pub fn clk_en(&self) -> CLK_EN_R { CLK_EN_R::new(((self.bits >> 22) & 0x01) != 0) } #[doc = "Bit 21"] #[inline(always)] pub fn encode_crc_en(&self) -> ENCODE_CRC_EN_R { ENCODE_CRC_EN_R::new(((self.bits >> 21) & 0x01) != 0) } #[doc = "Bit 20"] #[inline(always)] pub fn len_eof_en(&self) -> LEN_EOF_EN_R { LEN_EOF_EN_R::new(((self.bits >> 20) & 0x01) != 0) } #[doc = "Bit 19"] #[inline(always)] pub fn uart_idle_eof_en(&self) -> UART_IDLE_EOF_EN_R { UART_IDLE_EOF_EN_R::new(((self.bits >> 19) & 0x01) != 0) } #[doc = "Bit 18"] #[inline(always)] pub fn crc_rec_en(&self) -> CRC_REC_EN_R { CRC_REC_EN_R::new(((self.bits >> 18) & 0x01) != 0) } #[doc = "Bit 17"] #[inline(always)] pub fn head_en(&self) -> HEAD_EN_R { HEAD_EN_R::new(((self.bits >> 17) & 0x01) != 0) } #[doc = "Bit 16"] #[inline(always)] pub fn seper_en(&self) -> SEPER_EN_R { SEPER_EN_R::new(((self.bits >> 16) & 0x01) != 0) } #[doc = "Bit 15"] #[inline(always)] pub fn mem_trans_en(&self) -> MEM_TRANS_EN_R { MEM_TRANS_EN_R::new(((self.bits >> 15) & 0x01) != 0) } #[doc = "Bit 14"] #[inline(always)] pub fn out_data_burst_en(&self) -> OUT_DATA_BURST_EN_R { OUT_DATA_BURST_EN_R::new(((self.bits >> 14) & 0x01) != 0) } #[doc = "Bit 13"] #[inline(always)] pub fn indscr_burst_en(&self) -> INDSCR_BURST_EN_R { INDSCR_BURST_EN_R::new(((self.bits >> 13) & 0x01) != 0) } #[doc = "Bit 12"] #[inline(always)] pub fn outdscr_burst_en(&self) -> OUTDSCR_BURST_EN_R { OUTDSCR_BURST_EN_R::new(((self.bits >> 12) & 0x01) != 0) } #[doc = "Bit 11"] #[inline(always)] pub fn uart2_ce(&self) -> UART2_CE_R { UART2_CE_R::new(((self.bits >> 11) & 0x01) != 0) } #[doc = "Bit 10"] #[inline(always)] pub fn uart1_ce(&self) -> UART1_CE_R { UART1_CE_R::new(((self.bits >> 10) & 0x01) != 0) } #[doc = "Bit 9"] #[inline(always)] pub fn uart0_ce(&self) -> UART0_CE_R { UART0_CE_R::new(((self.bits >> 9) & 0x01) != 0) } #[doc = "Bit 8"] #[inline(always)] pub fn out_eof_mode(&self) -> OUT_EOF_MODE_R { OUT_EOF_MODE_R::new(((self.bits >> 8) & 0x01) != 0) } #[doc = "Bit 7"] #[inline(always)] pub fn out_no_restart_clr(&self) -> OUT_NO_RESTART_CLR_R { OUT_NO_RESTART_CLR_R::new(((self.bits >> 7) & 0x01) != 0) } #[doc = "Bit 6"] #[inline(always)] pub fn out_auto_wrback(&self) -> OUT_AUTO_WRBACK_R { OUT_AUTO_WRBACK_R::new(((self.bits >> 6) & 0x01) != 0) } #[doc = "Bit 5"] #[inline(always)] pub fn out_loop_test(&self) -> OUT_LOOP_TEST_R { OUT_LOOP_TEST_R::new(((self.bits >> 5) & 0x01) != 0) } #[doc = "Bit 4"] #[inline(always)] pub fn in_loop_test(&self) -> IN_LOOP_TEST_R { IN_LOOP_TEST_R::new(((self.bits >> 4) & 0x01) != 0) } #[doc = "Bit 3"] #[inline(always)] pub fn ahbm_rst(&self) -> AHBM_RST_R { AHBM_RST_R::new(((self.bits >> 3) & 0x01) != 0) } #[doc = "Bit 2"] #[inline(always)] pub fn ahbm_fifo_rst(&self) -> AHBM_FIFO_RST_R { AHBM_FIFO_RST_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 1"] #[inline(always)] pub fn out_rst(&self) -> OUT_RST_R { OUT_RST_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 0"] #[inline(always)] pub fn in_rst(&self) -> IN_RST_R { IN_RST_R::new((self.bits & 0x01) != 0) } } impl W { #[doc = "Bit 23"] #[inline(always)] pub fn uart_rx_brk_eof_en(&mut self) -> UART_RX_BRK_EOF_EN_W { UART_RX_BRK_EOF_EN_W { w: self } } #[doc = "Bit 22"] #[inline(always)] pub fn clk_en(&mut self) -> CLK_EN_W { CLK_EN_W { w: self } } #[doc = "Bit 21"] #[inline(always)] pub fn encode_crc_en(&mut self) -> ENCODE_CRC_EN_W { ENCODE_CRC_EN_W { w: self } } #[doc = "Bit 20"] #[inline(always)] pub fn len_eof_en(&mut self) -> LEN_EOF_EN_W { LEN_EOF_EN_W { w: self } } #[doc = "Bit 19"] #[inline(always)] pub fn uart_idle_eof_en(&mut self) -> UART_IDLE_EOF_EN_W { UART_IDLE_EOF_EN_W { w: self } } #[doc = "Bit 18"] #[inline(always)] pub fn crc_rec_en(&mut self) -> CRC_REC_EN_W { CRC_REC_EN_W { w: self } } #[doc = "Bit 17"] #[inline(always)] pub fn head_en(&mut self) -> HEAD_EN_W { HEAD_EN_W { w: self } } #[doc = "Bit 16"] #[inline(always)] pub fn seper_en(&mut self) -> SEPER_EN_W { SEPER_EN_W { w: self } } #[doc = "Bit 15"] #[inline(always)] pub fn mem_trans_en(&mut self) -> MEM_TRANS_EN_W { MEM_TRANS_EN_W { w: self } } #[doc = "Bit 14"] #[inline(always)] pub fn out_data_burst_en(&mut self) -> OUT_DATA_BURST_EN_W { OUT_DATA_BURST_EN_W { w: self } } #[doc = "Bit 13"] #[inline(always)] pub fn indscr_burst_en(&mut self) -> INDSCR_BURST_EN_W { INDSCR_BURST_EN_W { w: self } } #[doc = "Bit 12"] #[inline(always)] pub fn outdscr_burst_en(&mut self) -> OUTDSCR_BURST_EN_W { OUTDSCR_BURST_EN_W { w: self } } #[doc = "Bit 11"] #[inline(always)] pub fn uart2_ce(&mut self) -> UART2_CE_W { UART2_CE_W { w: self } } #[doc = "Bit 10"] #[inline(always)] pub fn uart1_ce(&mut self) -> UART1_CE_W { UART1_CE_W { w: self } } #[doc = "Bit 9"] #[inline(always)] pub fn uart0_ce(&mut self) -> UART0_CE_W { UART0_CE_W { w: self } } #[doc = "Bit 8"] #[inline(always)] pub fn out_eof_mode(&mut self) -> OUT_EOF_MODE_W { OUT_EOF_MODE_W { w: self } } #[doc = "Bit 7"] #[inline(always)] pub fn out_no_restart_clr(&mut self) -> OUT_NO_RESTART_CLR_W { OUT_NO_RESTART_CLR_W { w: self } } #[doc = "Bit 6"] #[inline(always)] pub fn out_auto_wrback(&mut self) -> OUT_AUTO_WRBACK_W { OUT_AUTO_WRBACK_W { w: self } } #[doc = "Bit 5"] #[inline(always)] pub fn out_loop_test(&mut self) -> OUT_LOOP_TEST_W { OUT_LOOP_TEST_W { w: self } } #[doc = "Bit 4"] #[inline(always)] pub fn in_loop_test(&mut self) -> IN_LOOP_TEST_W { IN_LOOP_TEST_W { w: self } } #[doc = "Bit 3"] #[inline(always)] pub fn ahbm_rst(&mut self) -> AHBM_RST_W { AHBM_RST_W { w: self } } #[doc = "Bit 2"] #[inline(always)] pub fn ahbm_fifo_rst(&mut self) -> AHBM_FIFO_RST_W { AHBM_FIFO_RST_W { w: self } } #[doc = "Bit 1"] #[inline(always)] pub fn out_rst(&mut self) -> OUT_RST_W { OUT_RST_W { w: self } } #[doc = "Bit 0"] #[inline(always)] pub fn in_rst(&mut self) -> IN_RST_W { IN_RST_W { w: self } } }