1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
#[doc = "Register `INT_ST` reader"]
pub struct R(crate::R<INT_ST_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<INT_ST_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<INT_ST_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<INT_ST_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Field `CH_TX_END_INT_ST[0-7]` reader - The interrupt state bit for channel %s's mt_ch%s_tx_end_int_raw when mt_ch%s_tx_end_int_ena is set to %s."]
pub type CH_TX_END_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `CH_RX_END_INT_ST[0-7]` reader - The interrupt state bit for channel %s's rmt_ch%s_rx_end_int_raw when rmt_ch%s_rx_end_int_ena is set to %s."]
pub type CH_RX_END_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `CH_ERR_INT_ST[0-7]` reader - The interrupt state bit for channel %s's rmt_ch%s_err_int_raw when rmt_ch%s_err_int_ena is set to %s."]
pub type CH_ERR_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `CH_TX_THR_EVENT_INT_ST[0-7]` reader - The interrupt state bit for channel %s's rmt_ch%s_tx_thr_event_int_raw when mt_ch%s_tx_thr_event_int_ena is set to 1."]
pub type CH_TX_THR_EVENT_INT_ST_R = crate::BitReader<bool>;
impl R {
#[doc = "The interrupt state bit for channel [0-7]'s mt_ch[0-7]_tx_end_int_raw when mt_ch[0-7]_tx_end_int_ena is set to [0-7]."]
#[inline(always)]
pub unsafe fn ch_tx_end_int_st(&self, n: u8) -> CH_TX_END_INT_ST_R {
CH_TX_END_INT_ST_R::new(((self.bits >> (n * 3)) & 1) != 0)
}
#[doc = "Bit 0 - The interrupt state bit for channel 0's mt_ch0_tx_end_int_raw when mt_ch0_tx_end_int_ena is set to 0."]
#[inline(always)]
pub fn ch0_tx_end_int_st(&self) -> CH_TX_END_INT_ST_R {
CH_TX_END_INT_ST_R::new((self.bits & 1) != 0)
}
#[doc = "Bit 3 - The interrupt state bit for channel 1's mt_ch1_tx_end_int_raw when mt_ch1_tx_end_int_ena is set to 1."]
#[inline(always)]
pub fn ch1_tx_end_int_st(&self) -> CH_TX_END_INT_ST_R {
CH_TX_END_INT_ST_R::new(((self.bits >> 3) & 1) != 0)
}
#[doc = "Bit 6 - The interrupt state bit for channel 2's mt_ch2_tx_end_int_raw when mt_ch2_tx_end_int_ena is set to 2."]
#[inline(always)]
pub fn ch2_tx_end_int_st(&self) -> CH_TX_END_INT_ST_R {
CH_TX_END_INT_ST_R::new(((self.bits >> 6) & 1) != 0)
}
#[doc = "Bit 9 - The interrupt state bit for channel 3's mt_ch3_tx_end_int_raw when mt_ch3_tx_end_int_ena is set to 3."]
#[inline(always)]
pub fn ch3_tx_end_int_st(&self) -> CH_TX_END_INT_ST_R {
CH_TX_END_INT_ST_R::new(((self.bits >> 9) & 1) != 0)
}
#[doc = "Bit 12 - The interrupt state bit for channel 4's mt_ch4_tx_end_int_raw when mt_ch4_tx_end_int_ena is set to 4."]
#[inline(always)]
pub fn ch4_tx_end_int_st(&self) -> CH_TX_END_INT_ST_R {
CH_TX_END_INT_ST_R::new(((self.bits >> 12) & 1) != 0)
}
#[doc = "Bit 15 - The interrupt state bit for channel 5's mt_ch5_tx_end_int_raw when mt_ch5_tx_end_int_ena is set to 5."]
#[inline(always)]
pub fn ch5_tx_end_int_st(&self) -> CH_TX_END_INT_ST_R {
CH_TX_END_INT_ST_R::new(((self.bits >> 15) & 1) != 0)
}
#[doc = "Bit 18 - The interrupt state bit for channel 6's mt_ch6_tx_end_int_raw when mt_ch6_tx_end_int_ena is set to 6."]
#[inline(always)]
pub fn ch6_tx_end_int_st(&self) -> CH_TX_END_INT_ST_R {
CH_TX_END_INT_ST_R::new(((self.bits >> 18) & 1) != 0)
}
#[doc = "Bit 21 - The interrupt state bit for channel 7's mt_ch7_tx_end_int_raw when mt_ch7_tx_end_int_ena is set to 7."]
#[inline(always)]
pub fn ch7_tx_end_int_st(&self) -> CH_TX_END_INT_ST_R {
CH_TX_END_INT_ST_R::new(((self.bits >> 21) & 1) != 0)
}
#[doc = "The interrupt state bit for channel [0-7]'s rmt_ch[0-7]_rx_end_int_raw when rmt_ch[0-7]_rx_end_int_ena is set to [0-7]."]
#[inline(always)]
pub unsafe fn ch_rx_end_int_st(&self, n: u8) -> CH_RX_END_INT_ST_R {
CH_RX_END_INT_ST_R::new(((self.bits >> (n * 3 + 1)) & 1) != 0)
}
#[doc = "Bit 1 - The interrupt state bit for channel 0's rmt_ch0_rx_end_int_raw when rmt_ch0_rx_end_int_ena is set to 0."]
#[inline(always)]
pub fn ch0_rx_end_int_st(&self) -> CH_RX_END_INT_ST_R {
CH_RX_END_INT_ST_R::new(((self.bits >> 1) & 1) != 0)
}
#[doc = "Bit 4 - The interrupt state bit for channel 1's rmt_ch1_rx_end_int_raw when rmt_ch1_rx_end_int_ena is set to 1."]
#[inline(always)]
pub fn ch1_rx_end_int_st(&self) -> CH_RX_END_INT_ST_R {
CH_RX_END_INT_ST_R::new(((self.bits >> 4) & 1) != 0)
}
#[doc = "Bit 7 - The interrupt state bit for channel 2's rmt_ch2_rx_end_int_raw when rmt_ch2_rx_end_int_ena is set to 2."]
#[inline(always)]
pub fn ch2_rx_end_int_st(&self) -> CH_RX_END_INT_ST_R {
CH_RX_END_INT_ST_R::new(((self.bits >> 7) & 1) != 0)
}
#[doc = "Bit 10 - The interrupt state bit for channel 3's rmt_ch3_rx_end_int_raw when rmt_ch3_rx_end_int_ena is set to 3."]
#[inline(always)]
pub fn ch3_rx_end_int_st(&self) -> CH_RX_END_INT_ST_R {
CH_RX_END_INT_ST_R::new(((self.bits >> 10) & 1) != 0)
}
#[doc = "Bit 13 - The interrupt state bit for channel 4's rmt_ch4_rx_end_int_raw when rmt_ch4_rx_end_int_ena is set to 4."]
#[inline(always)]
pub fn ch4_rx_end_int_st(&self) -> CH_RX_END_INT_ST_R {
CH_RX_END_INT_ST_R::new(((self.bits >> 13) & 1) != 0)
}
#[doc = "Bit 16 - The interrupt state bit for channel 5's rmt_ch5_rx_end_int_raw when rmt_ch5_rx_end_int_ena is set to 5."]
#[inline(always)]
pub fn ch5_rx_end_int_st(&self) -> CH_RX_END_INT_ST_R {
CH_RX_END_INT_ST_R::new(((self.bits >> 16) & 1) != 0)
}
#[doc = "Bit 19 - The interrupt state bit for channel 6's rmt_ch6_rx_end_int_raw when rmt_ch6_rx_end_int_ena is set to 6."]
#[inline(always)]
pub fn ch6_rx_end_int_st(&self) -> CH_RX_END_INT_ST_R {
CH_RX_END_INT_ST_R::new(((self.bits >> 19) & 1) != 0)
}
#[doc = "Bit 22 - The interrupt state bit for channel 7's rmt_ch7_rx_end_int_raw when rmt_ch7_rx_end_int_ena is set to 7."]
#[inline(always)]
pub fn ch7_rx_end_int_st(&self) -> CH_RX_END_INT_ST_R {
CH_RX_END_INT_ST_R::new(((self.bits >> 22) & 1) != 0)
}
#[doc = "The interrupt state bit for channel [0-7]'s rmt_ch[0-7]_err_int_raw when rmt_ch[0-7]_err_int_ena is set to [0-7]."]
#[inline(always)]
pub unsafe fn ch_err_int_st(&self, n: u8) -> CH_ERR_INT_ST_R {
CH_ERR_INT_ST_R::new(((self.bits >> (n * 3 + 2)) & 1) != 0)
}
#[doc = "Bit 2 - The interrupt state bit for channel 0's rmt_ch0_err_int_raw when rmt_ch0_err_int_ena is set to 0."]
#[inline(always)]
pub fn ch0_err_int_st(&self) -> CH_ERR_INT_ST_R {
CH_ERR_INT_ST_R::new(((self.bits >> 2) & 1) != 0)
}
#[doc = "Bit 5 - The interrupt state bit for channel 1's rmt_ch1_err_int_raw when rmt_ch1_err_int_ena is set to 1."]
#[inline(always)]
pub fn ch1_err_int_st(&self) -> CH_ERR_INT_ST_R {
CH_ERR_INT_ST_R::new(((self.bits >> 5) & 1) != 0)
}
#[doc = "Bit 8 - The interrupt state bit for channel 2's rmt_ch2_err_int_raw when rmt_ch2_err_int_ena is set to 2."]
#[inline(always)]
pub fn ch2_err_int_st(&self) -> CH_ERR_INT_ST_R {
CH_ERR_INT_ST_R::new(((self.bits >> 8) & 1) != 0)
}
#[doc = "Bit 11 - The interrupt state bit for channel 3's rmt_ch3_err_int_raw when rmt_ch3_err_int_ena is set to 3."]
#[inline(always)]
pub fn ch3_err_int_st(&self) -> CH_ERR_INT_ST_R {
CH_ERR_INT_ST_R::new(((self.bits >> 11) & 1) != 0)
}
#[doc = "Bit 14 - The interrupt state bit for channel 4's rmt_ch4_err_int_raw when rmt_ch4_err_int_ena is set to 4."]
#[inline(always)]
pub fn ch4_err_int_st(&self) -> CH_ERR_INT_ST_R {
CH_ERR_INT_ST_R::new(((self.bits >> 14) & 1) != 0)
}
#[doc = "Bit 17 - The interrupt state bit for channel 5's rmt_ch5_err_int_raw when rmt_ch5_err_int_ena is set to 5."]
#[inline(always)]
pub fn ch5_err_int_st(&self) -> CH_ERR_INT_ST_R {
CH_ERR_INT_ST_R::new(((self.bits >> 17) & 1) != 0)
}
#[doc = "Bit 20 - The interrupt state bit for channel 6's rmt_ch6_err_int_raw when rmt_ch6_err_int_ena is set to 6."]
#[inline(always)]
pub fn ch6_err_int_st(&self) -> CH_ERR_INT_ST_R {
CH_ERR_INT_ST_R::new(((self.bits >> 20) & 1) != 0)
}
#[doc = "Bit 23 - The interrupt state bit for channel 7's rmt_ch7_err_int_raw when rmt_ch7_err_int_ena is set to 7."]
#[inline(always)]
pub fn ch7_err_int_st(&self) -> CH_ERR_INT_ST_R {
CH_ERR_INT_ST_R::new(((self.bits >> 23) & 1) != 0)
}
#[doc = "The interrupt state bit for channel [0-7]'s rmt_ch[0-7]_tx_thr_event_int_raw when mt_ch[0-7]_tx_thr_event_int_ena is set to 1."]
#[inline(always)]
pub unsafe fn ch_tx_thr_event_int_st(&self, n: u8) -> CH_TX_THR_EVENT_INT_ST_R {
CH_TX_THR_EVENT_INT_ST_R::new(((self.bits >> (n + 24)) & 1) != 0)
}
#[doc = "Bit 24 - The interrupt state bit for channel 0's rmt_ch0_tx_thr_event_int_raw when mt_ch0_tx_thr_event_int_ena is set to 1."]
#[inline(always)]
pub fn ch0_tx_thr_event_int_st(&self) -> CH_TX_THR_EVENT_INT_ST_R {
CH_TX_THR_EVENT_INT_ST_R::new(((self.bits >> 24) & 1) != 0)
}
#[doc = "Bit 25 - The interrupt state bit for channel 1's rmt_ch1_tx_thr_event_int_raw when mt_ch1_tx_thr_event_int_ena is set to 1."]
#[inline(always)]
pub fn ch1_tx_thr_event_int_st(&self) -> CH_TX_THR_EVENT_INT_ST_R {
CH_TX_THR_EVENT_INT_ST_R::new(((self.bits >> 25) & 1) != 0)
}
#[doc = "Bit 26 - The interrupt state bit for channel 2's rmt_ch2_tx_thr_event_int_raw when mt_ch2_tx_thr_event_int_ena is set to 1."]
#[inline(always)]
pub fn ch2_tx_thr_event_int_st(&self) -> CH_TX_THR_EVENT_INT_ST_R {
CH_TX_THR_EVENT_INT_ST_R::new(((self.bits >> 26) & 1) != 0)
}
#[doc = "Bit 27 - The interrupt state bit for channel 3's rmt_ch3_tx_thr_event_int_raw when mt_ch3_tx_thr_event_int_ena is set to 1."]
#[inline(always)]
pub fn ch3_tx_thr_event_int_st(&self) -> CH_TX_THR_EVENT_INT_ST_R {
CH_TX_THR_EVENT_INT_ST_R::new(((self.bits >> 27) & 1) != 0)
}
#[doc = "Bit 28 - The interrupt state bit for channel 4's rmt_ch4_tx_thr_event_int_raw when mt_ch4_tx_thr_event_int_ena is set to 1."]
#[inline(always)]
pub fn ch4_tx_thr_event_int_st(&self) -> CH_TX_THR_EVENT_INT_ST_R {
CH_TX_THR_EVENT_INT_ST_R::new(((self.bits >> 28) & 1) != 0)
}
#[doc = "Bit 29 - The interrupt state bit for channel 5's rmt_ch5_tx_thr_event_int_raw when mt_ch5_tx_thr_event_int_ena is set to 1."]
#[inline(always)]
pub fn ch5_tx_thr_event_int_st(&self) -> CH_TX_THR_EVENT_INT_ST_R {
CH_TX_THR_EVENT_INT_ST_R::new(((self.bits >> 29) & 1) != 0)
}
#[doc = "Bit 30 - The interrupt state bit for channel 6's rmt_ch6_tx_thr_event_int_raw when mt_ch6_tx_thr_event_int_ena is set to 1."]
#[inline(always)]
pub fn ch6_tx_thr_event_int_st(&self) -> CH_TX_THR_EVENT_INT_ST_R {
CH_TX_THR_EVENT_INT_ST_R::new(((self.bits >> 30) & 1) != 0)
}
#[doc = "Bit 31 - The interrupt state bit for channel 7's rmt_ch7_tx_thr_event_int_raw when mt_ch7_tx_thr_event_int_ena is set to 1."]
#[inline(always)]
pub fn ch7_tx_thr_event_int_st(&self) -> CH_TX_THR_EVENT_INT_ST_R {
CH_TX_THR_EVENT_INT_ST_R::new(((self.bits >> 31) & 1) != 0)
}
}
#[doc = "\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [int_st](index.html) module"]
pub struct INT_ST_SPEC;
impl crate::RegisterSpec for INT_ST_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [int_st::R](R) reader structure"]
impl crate::Readable for INT_ST_SPEC {
type Reader = R;
}
#[doc = "`reset()` method sets INT_ST to value 0"]
impl crate::Resettable for INT_ST_SPEC {
const RESET_VALUE: Self::Ux = 0;
}