1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
#[doc = "Register `CACHE_IA_INT_EN` reader"]
pub struct R(crate::R<CACHE_IA_INT_EN_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<CACHE_IA_INT_EN_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<CACHE_IA_INT_EN_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<CACHE_IA_INT_EN_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `CACHE_IA_INT_EN` writer"]
pub struct W(crate::W<CACHE_IA_INT_EN_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<CACHE_IA_INT_EN_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<CACHE_IA_INT_EN_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<CACHE_IA_INT_EN_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `CACHE_IA_INT_EN` reader - Interrupt enable bits for various invalid cache access reasons"]
pub type CACHE_IA_INT_EN_R = crate::FieldReader<u32, u32>;
#[doc = "Field `CACHE_IA_INT_EN` writer - Interrupt enable bits for various invalid cache access reasons"]
pub type CACHE_IA_INT_EN_W<'a, const O: u8> =
crate::FieldWriter<'a, u32, CACHE_IA_INT_EN_SPEC, u32, u32, 28, O>;
#[doc = "Field `CACHE_IA_INT_APP_DROM0` reader - APP CPU invalid access to DROM0 when cache is disabled"]
pub type CACHE_IA_INT_APP_DROM0_R = crate::BitReader<bool>;
#[doc = "Field `CACHE_IA_INT_APP_DROM0` writer - APP CPU invalid access to DROM0 when cache is disabled"]
pub type CACHE_IA_INT_APP_DROM0_W<'a, const O: u8> =
crate::BitWriter<'a, u32, CACHE_IA_INT_EN_SPEC, bool, O>;
#[doc = "Field `CACHE_IA_INT_APP_IRAM0` reader - APP CPU invalid access to IRAM0 when cache is disabled"]
pub type CACHE_IA_INT_APP_IRAM0_R = crate::BitReader<bool>;
#[doc = "Field `CACHE_IA_INT_APP_IRAM0` writer - APP CPU invalid access to IRAM0 when cache is disabled"]
pub type CACHE_IA_INT_APP_IRAM0_W<'a, const O: u8> =
crate::BitWriter<'a, u32, CACHE_IA_INT_EN_SPEC, bool, O>;
#[doc = "Field `CACHE_IA_INT_APP_IRAM1` reader - APP CPU invalid access to IRAM1 when cache is disabled"]
pub type CACHE_IA_INT_APP_IRAM1_R = crate::BitReader<bool>;
#[doc = "Field `CACHE_IA_INT_APP_IRAM1` writer - APP CPU invalid access to IRAM1 when cache is disabled"]
pub type CACHE_IA_INT_APP_IRAM1_W<'a, const O: u8> =
crate::BitWriter<'a, u32, CACHE_IA_INT_EN_SPEC, bool, O>;
#[doc = "Field `CACHE_IA_INT_APP_IROM0` reader - APP CPU invalid access to IROM0 when cache is disabled"]
pub type CACHE_IA_INT_APP_IROM0_R = crate::BitReader<bool>;
#[doc = "Field `CACHE_IA_INT_APP_IROM0` writer - APP CPU invalid access to IROM0 when cache is disabled"]
pub type CACHE_IA_INT_APP_IROM0_W<'a, const O: u8> =
crate::BitWriter<'a, u32, CACHE_IA_INT_EN_SPEC, bool, O>;
#[doc = "Field `CACHE_IA_INT_APP_DRAM1` reader - APP CPU invalid access to DRAM1 when cache is disabled"]
pub type CACHE_IA_INT_APP_DRAM1_R = crate::BitReader<bool>;
#[doc = "Field `CACHE_IA_INT_APP_DRAM1` writer - APP CPU invalid access to DRAM1 when cache is disabled"]
pub type CACHE_IA_INT_APP_DRAM1_W<'a, const O: u8> =
crate::BitWriter<'a, u32, CACHE_IA_INT_EN_SPEC, bool, O>;
#[doc = "Field `CACHE_IA_INT_APP_OPPOSITE` reader - APP CPU invalid access to APP CPU cache when cache disabled"]
pub type CACHE_IA_INT_APP_OPPOSITE_R = crate::BitReader<bool>;
#[doc = "Field `CACHE_IA_INT_APP_OPPOSITE` writer - APP CPU invalid access to APP CPU cache when cache disabled"]
pub type CACHE_IA_INT_APP_OPPOSITE_W<'a, const O: u8> =
crate::BitWriter<'a, u32, CACHE_IA_INT_EN_SPEC, bool, O>;
#[doc = "Field `CACHE_IA_INT_PRO_DROM0` reader - PRO CPU invalid access to DROM0 when cache is disabled"]
pub type CACHE_IA_INT_PRO_DROM0_R = crate::BitReader<bool>;
#[doc = "Field `CACHE_IA_INT_PRO_DROM0` writer - PRO CPU invalid access to DROM0 when cache is disabled"]
pub type CACHE_IA_INT_PRO_DROM0_W<'a, const O: u8> =
crate::BitWriter<'a, u32, CACHE_IA_INT_EN_SPEC, bool, O>;
#[doc = "Field `CACHE_IA_INT_PRO_IRAM0` reader - PRO CPU invalid access to IRAM0 when cache is disabled"]
pub type CACHE_IA_INT_PRO_IRAM0_R = crate::BitReader<bool>;
#[doc = "Field `CACHE_IA_INT_PRO_IRAM0` writer - PRO CPU invalid access to IRAM0 when cache is disabled"]
pub type CACHE_IA_INT_PRO_IRAM0_W<'a, const O: u8> =
crate::BitWriter<'a, u32, CACHE_IA_INT_EN_SPEC, bool, O>;
#[doc = "Field `CACHE_IA_INT_PRO_IRAM1` reader - PRO CPU invalid access to IRAM1 when cache is disabled"]
pub type CACHE_IA_INT_PRO_IRAM1_R = crate::BitReader<bool>;
#[doc = "Field `CACHE_IA_INT_PRO_IRAM1` writer - PRO CPU invalid access to IRAM1 when cache is disabled"]
pub type CACHE_IA_INT_PRO_IRAM1_W<'a, const O: u8> =
crate::BitWriter<'a, u32, CACHE_IA_INT_EN_SPEC, bool, O>;
#[doc = "Field `CACHE_IA_INT_PRO_IROM0` reader - PRO CPU invalid access to IROM0 when cache is disabled"]
pub type CACHE_IA_INT_PRO_IROM0_R = crate::BitReader<bool>;
#[doc = "Field `CACHE_IA_INT_PRO_IROM0` writer - PRO CPU invalid access to IROM0 when cache is disabled"]
pub type CACHE_IA_INT_PRO_IROM0_W<'a, const O: u8> =
crate::BitWriter<'a, u32, CACHE_IA_INT_EN_SPEC, bool, O>;
#[doc = "Field `CACHE_IA_INT_PRO_DRAM1` reader - PRO CPU invalid access to DRAM1 when cache is disabled"]
pub type CACHE_IA_INT_PRO_DRAM1_R = crate::BitReader<bool>;
#[doc = "Field `CACHE_IA_INT_PRO_DRAM1` writer - PRO CPU invalid access to DRAM1 when cache is disabled"]
pub type CACHE_IA_INT_PRO_DRAM1_W<'a, const O: u8> =
crate::BitWriter<'a, u32, CACHE_IA_INT_EN_SPEC, bool, O>;
#[doc = "Field `CACHE_IA_INT_PRO_OPPOSITE` reader - PRO CPU invalid access to APP CPU cache when cache disabled"]
pub type CACHE_IA_INT_PRO_OPPOSITE_R = crate::BitReader<bool>;
#[doc = "Field `CACHE_IA_INT_PRO_OPPOSITE` writer - PRO CPU invalid access to APP CPU cache when cache disabled"]
pub type CACHE_IA_INT_PRO_OPPOSITE_W<'a, const O: u8> =
crate::BitWriter<'a, u32, CACHE_IA_INT_EN_SPEC, bool, O>;
impl R {
#[doc = "Bits 0:27 - Interrupt enable bits for various invalid cache access reasons"]
#[inline(always)]
pub fn cache_ia_int_en(&self) -> CACHE_IA_INT_EN_R {
CACHE_IA_INT_EN_R::new(self.bits & 0x0fff_ffff)
}
#[doc = "Bit 0 - APP CPU invalid access to DROM0 when cache is disabled"]
#[inline(always)]
pub fn cache_ia_int_app_drom0(&self) -> CACHE_IA_INT_APP_DROM0_R {
CACHE_IA_INT_APP_DROM0_R::new((self.bits & 1) != 0)
}
#[doc = "Bit 1 - APP CPU invalid access to IRAM0 when cache is disabled"]
#[inline(always)]
pub fn cache_ia_int_app_iram0(&self) -> CACHE_IA_INT_APP_IRAM0_R {
CACHE_IA_INT_APP_IRAM0_R::new(((self.bits >> 1) & 1) != 0)
}
#[doc = "Bit 2 - APP CPU invalid access to IRAM1 when cache is disabled"]
#[inline(always)]
pub fn cache_ia_int_app_iram1(&self) -> CACHE_IA_INT_APP_IRAM1_R {
CACHE_IA_INT_APP_IRAM1_R::new(((self.bits >> 2) & 1) != 0)
}
#[doc = "Bit 3 - APP CPU invalid access to IROM0 when cache is disabled"]
#[inline(always)]
pub fn cache_ia_int_app_irom0(&self) -> CACHE_IA_INT_APP_IROM0_R {
CACHE_IA_INT_APP_IROM0_R::new(((self.bits >> 3) & 1) != 0)
}
#[doc = "Bit 4 - APP CPU invalid access to DRAM1 when cache is disabled"]
#[inline(always)]
pub fn cache_ia_int_app_dram1(&self) -> CACHE_IA_INT_APP_DRAM1_R {
CACHE_IA_INT_APP_DRAM1_R::new(((self.bits >> 4) & 1) != 0)
}
#[doc = "Bit 5 - APP CPU invalid access to APP CPU cache when cache disabled"]
#[inline(always)]
pub fn cache_ia_int_app_opposite(&self) -> CACHE_IA_INT_APP_OPPOSITE_R {
CACHE_IA_INT_APP_OPPOSITE_R::new(((self.bits >> 5) & 1) != 0)
}
#[doc = "Bit 14 - PRO CPU invalid access to DROM0 when cache is disabled"]
#[inline(always)]
pub fn cache_ia_int_pro_drom0(&self) -> CACHE_IA_INT_PRO_DROM0_R {
CACHE_IA_INT_PRO_DROM0_R::new(((self.bits >> 14) & 1) != 0)
}
#[doc = "Bit 15 - PRO CPU invalid access to IRAM0 when cache is disabled"]
#[inline(always)]
pub fn cache_ia_int_pro_iram0(&self) -> CACHE_IA_INT_PRO_IRAM0_R {
CACHE_IA_INT_PRO_IRAM0_R::new(((self.bits >> 15) & 1) != 0)
}
#[doc = "Bit 16 - PRO CPU invalid access to IRAM1 when cache is disabled"]
#[inline(always)]
pub fn cache_ia_int_pro_iram1(&self) -> CACHE_IA_INT_PRO_IRAM1_R {
CACHE_IA_INT_PRO_IRAM1_R::new(((self.bits >> 16) & 1) != 0)
}
#[doc = "Bit 17 - PRO CPU invalid access to IROM0 when cache is disabled"]
#[inline(always)]
pub fn cache_ia_int_pro_irom0(&self) -> CACHE_IA_INT_PRO_IROM0_R {
CACHE_IA_INT_PRO_IROM0_R::new(((self.bits >> 17) & 1) != 0)
}
#[doc = "Bit 18 - PRO CPU invalid access to DRAM1 when cache is disabled"]
#[inline(always)]
pub fn cache_ia_int_pro_dram1(&self) -> CACHE_IA_INT_PRO_DRAM1_R {
CACHE_IA_INT_PRO_DRAM1_R::new(((self.bits >> 18) & 1) != 0)
}
#[doc = "Bit 19 - PRO CPU invalid access to APP CPU cache when cache disabled"]
#[inline(always)]
pub fn cache_ia_int_pro_opposite(&self) -> CACHE_IA_INT_PRO_OPPOSITE_R {
CACHE_IA_INT_PRO_OPPOSITE_R::new(((self.bits >> 19) & 1) != 0)
}
}
impl W {
#[doc = "Bits 0:27 - Interrupt enable bits for various invalid cache access reasons"]
#[inline(always)]
#[must_use]
pub fn cache_ia_int_en(&mut self) -> CACHE_IA_INT_EN_W<0> {
CACHE_IA_INT_EN_W::new(self)
}
#[doc = "Bit 0 - APP CPU invalid access to DROM0 when cache is disabled"]
#[inline(always)]
#[must_use]
pub fn cache_ia_int_app_drom0(&mut self) -> CACHE_IA_INT_APP_DROM0_W<0> {
CACHE_IA_INT_APP_DROM0_W::new(self)
}
#[doc = "Bit 1 - APP CPU invalid access to IRAM0 when cache is disabled"]
#[inline(always)]
#[must_use]
pub fn cache_ia_int_app_iram0(&mut self) -> CACHE_IA_INT_APP_IRAM0_W<1> {
CACHE_IA_INT_APP_IRAM0_W::new(self)
}
#[doc = "Bit 2 - APP CPU invalid access to IRAM1 when cache is disabled"]
#[inline(always)]
#[must_use]
pub fn cache_ia_int_app_iram1(&mut self) -> CACHE_IA_INT_APP_IRAM1_W<2> {
CACHE_IA_INT_APP_IRAM1_W::new(self)
}
#[doc = "Bit 3 - APP CPU invalid access to IROM0 when cache is disabled"]
#[inline(always)]
#[must_use]
pub fn cache_ia_int_app_irom0(&mut self) -> CACHE_IA_INT_APP_IROM0_W<3> {
CACHE_IA_INT_APP_IROM0_W::new(self)
}
#[doc = "Bit 4 - APP CPU invalid access to DRAM1 when cache is disabled"]
#[inline(always)]
#[must_use]
pub fn cache_ia_int_app_dram1(&mut self) -> CACHE_IA_INT_APP_DRAM1_W<4> {
CACHE_IA_INT_APP_DRAM1_W::new(self)
}
#[doc = "Bit 5 - APP CPU invalid access to APP CPU cache when cache disabled"]
#[inline(always)]
#[must_use]
pub fn cache_ia_int_app_opposite(&mut self) -> CACHE_IA_INT_APP_OPPOSITE_W<5> {
CACHE_IA_INT_APP_OPPOSITE_W::new(self)
}
#[doc = "Bit 14 - PRO CPU invalid access to DROM0 when cache is disabled"]
#[inline(always)]
#[must_use]
pub fn cache_ia_int_pro_drom0(&mut self) -> CACHE_IA_INT_PRO_DROM0_W<14> {
CACHE_IA_INT_PRO_DROM0_W::new(self)
}
#[doc = "Bit 15 - PRO CPU invalid access to IRAM0 when cache is disabled"]
#[inline(always)]
#[must_use]
pub fn cache_ia_int_pro_iram0(&mut self) -> CACHE_IA_INT_PRO_IRAM0_W<15> {
CACHE_IA_INT_PRO_IRAM0_W::new(self)
}
#[doc = "Bit 16 - PRO CPU invalid access to IRAM1 when cache is disabled"]
#[inline(always)]
#[must_use]
pub fn cache_ia_int_pro_iram1(&mut self) -> CACHE_IA_INT_PRO_IRAM1_W<16> {
CACHE_IA_INT_PRO_IRAM1_W::new(self)
}
#[doc = "Bit 17 - PRO CPU invalid access to IROM0 when cache is disabled"]
#[inline(always)]
#[must_use]
pub fn cache_ia_int_pro_irom0(&mut self) -> CACHE_IA_INT_PRO_IROM0_W<17> {
CACHE_IA_INT_PRO_IROM0_W::new(self)
}
#[doc = "Bit 18 - PRO CPU invalid access to DRAM1 when cache is disabled"]
#[inline(always)]
#[must_use]
pub fn cache_ia_int_pro_dram1(&mut self) -> CACHE_IA_INT_PRO_DRAM1_W<18> {
CACHE_IA_INT_PRO_DRAM1_W::new(self)
}
#[doc = "Bit 19 - PRO CPU invalid access to APP CPU cache when cache disabled"]
#[inline(always)]
#[must_use]
pub fn cache_ia_int_pro_opposite(&mut self) -> CACHE_IA_INT_PRO_OPPOSITE_W<19> {
CACHE_IA_INT_PRO_OPPOSITE_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cache_ia_int_en](index.html) module"]
pub struct CACHE_IA_INT_EN_SPEC;
impl crate::RegisterSpec for CACHE_IA_INT_EN_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [cache_ia_int_en::R](R) reader structure"]
impl crate::Readable for CACHE_IA_INT_EN_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [cache_ia_int_en::W](W) writer structure"]
impl crate::Writable for CACHE_IA_INT_EN_SPEC {
type Writer = W;
const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets CACHE_IA_INT_EN to value 0"]
impl crate::Resettable for CACHE_IA_INT_EN_SPEC {
const RESET_VALUE: Self::Ux = 0;
}