1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200
#[doc = "Reader of register LEDC_LSTIMER1_CONF_REG"] pub type R = crate::R<u32, super::LEDC_LSTIMER1_CONF_REG>; #[doc = "Writer for register LEDC_LSTIMER1_CONF_REG"] pub type W = crate::W<u32, super::LEDC_LSTIMER1_CONF_REG>; #[doc = "Register LEDC_LSTIMER1_CONF_REG `reset()`'s with value 0"] impl crate::ResetValue for super::LEDC_LSTIMER1_CONF_REG { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `LEDC_LSTIMER1_PARA_UP`"] pub type LEDC_LSTIMER1_PARA_UP_R = crate::R<bool, bool>; #[doc = "Write proxy for field `LEDC_LSTIMER1_PARA_UP`"] pub struct LEDC_LSTIMER1_PARA_UP_W<'a> { w: &'a mut W, } impl<'a> LEDC_LSTIMER1_PARA_UP_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 26)) | (((value as u32) & 0x01) << 26); self.w } } #[doc = "Reader of field `LEDC_TICK_SEL_LSTIMER1`"] pub type LEDC_TICK_SEL_LSTIMER1_R = crate::R<bool, bool>; #[doc = "Write proxy for field `LEDC_TICK_SEL_LSTIMER1`"] pub struct LEDC_TICK_SEL_LSTIMER1_W<'a> { w: &'a mut W, } impl<'a> LEDC_TICK_SEL_LSTIMER1_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 25)) | (((value as u32) & 0x01) << 25); self.w } } #[doc = "Reader of field `LEDC_LSTIMER1_RST`"] pub type LEDC_LSTIMER1_RST_R = crate::R<bool, bool>; #[doc = "Write proxy for field `LEDC_LSTIMER1_RST`"] pub struct LEDC_LSTIMER1_RST_W<'a> { w: &'a mut W, } impl<'a> LEDC_LSTIMER1_RST_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 24)) | (((value as u32) & 0x01) << 24); self.w } } #[doc = "Reader of field `LEDC_LSTIMER1_PAUSE`"] pub type LEDC_LSTIMER1_PAUSE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `LEDC_LSTIMER1_PAUSE`"] pub struct LEDC_LSTIMER1_PAUSE_W<'a> { w: &'a mut W, } impl<'a> LEDC_LSTIMER1_PAUSE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 23)) | (((value as u32) & 0x01) << 23); self.w } } #[doc = "Reader of field `LEDC_DIV_NUM_LSTIMER1`"] pub type LEDC_DIV_NUM_LSTIMER1_R = crate::R<u32, u32>; #[doc = "Write proxy for field `LEDC_DIV_NUM_LSTIMER1`"] pub struct LEDC_DIV_NUM_LSTIMER1_W<'a> { w: &'a mut W, } impl<'a> LEDC_DIV_NUM_LSTIMER1_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u32) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0003_ffff << 5)) | (((value as u32) & 0x0003_ffff) << 5); self.w } } #[doc = "Reader of field `LEDC_LSTIMER1_LIM`"] pub type LEDC_LSTIMER1_LIM_R = crate::R<u8, u8>; #[doc = "Write proxy for field `LEDC_LSTIMER1_LIM`"] pub struct LEDC_LSTIMER1_LIM_W<'a> { w: &'a mut W, } impl<'a> LEDC_LSTIMER1_LIM_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x1f) | ((value as u32) & 0x1f); self.w } } impl R { #[doc = "Bit 26 - Set this bit to update reg_div_num_lstime1 and reg_lstimer1_lim."] #[inline(always)] pub fn ledc_lstimer1_para_up(&self) -> LEDC_LSTIMER1_PARA_UP_R { LEDC_LSTIMER1_PARA_UP_R::new(((self.bits >> 26) & 0x01) != 0) } #[doc = "Bit 25 - This bit is used to choose slow_clk or ref_tick for low speed timer1. 1'b1:slow_clk 0:ref_tick"] #[inline(always)] pub fn ledc_tick_sel_lstimer1(&self) -> LEDC_TICK_SEL_LSTIMER1_R { LEDC_TICK_SEL_LSTIMER1_R::new(((self.bits >> 25) & 0x01) != 0) } #[doc = "Bit 24 - This bit is used to reset low speed timer1 the counter will be 0 after reset."] #[inline(always)] pub fn ledc_lstimer1_rst(&self) -> LEDC_LSTIMER1_RST_R { LEDC_LSTIMER1_RST_R::new(((self.bits >> 24) & 0x01) != 0) } #[doc = "Bit 23 - This bit is used to pause the counter in low speed timer1."] #[inline(always)] pub fn ledc_lstimer1_pause(&self) -> LEDC_LSTIMER1_PAUSE_R { LEDC_LSTIMER1_PAUSE_R::new(((self.bits >> 23) & 0x01) != 0) } #[doc = "Bits 5:22 - This register is used to configure parameter for divider in low speed timer1 the least significant eight bits represent the decimal part."] #[inline(always)] pub fn ledc_div_num_lstimer1(&self) -> LEDC_DIV_NUM_LSTIMER1_R { LEDC_DIV_NUM_LSTIMER1_R::new(((self.bits >> 5) & 0x0003_ffff) as u32) } #[doc = "Bits 0:4 - This register controls the range of the counter in low speed timer1. the counter range is \\[0 2**reg_lstimer1_lim\\] the max bit width for counter is 20."] #[inline(always)] pub fn ledc_lstimer1_lim(&self) -> LEDC_LSTIMER1_LIM_R { LEDC_LSTIMER1_LIM_R::new((self.bits & 0x1f) as u8) } } impl W { #[doc = "Bit 26 - Set this bit to update reg_div_num_lstime1 and reg_lstimer1_lim."] #[inline(always)] pub fn ledc_lstimer1_para_up(&mut self) -> LEDC_LSTIMER1_PARA_UP_W { LEDC_LSTIMER1_PARA_UP_W { w: self } } #[doc = "Bit 25 - This bit is used to choose slow_clk or ref_tick for low speed timer1. 1'b1:slow_clk 0:ref_tick"] #[inline(always)] pub fn ledc_tick_sel_lstimer1(&mut self) -> LEDC_TICK_SEL_LSTIMER1_W { LEDC_TICK_SEL_LSTIMER1_W { w: self } } #[doc = "Bit 24 - This bit is used to reset low speed timer1 the counter will be 0 after reset."] #[inline(always)] pub fn ledc_lstimer1_rst(&mut self) -> LEDC_LSTIMER1_RST_W { LEDC_LSTIMER1_RST_W { w: self } } #[doc = "Bit 23 - This bit is used to pause the counter in low speed timer1."] #[inline(always)] pub fn ledc_lstimer1_pause(&mut self) -> LEDC_LSTIMER1_PAUSE_W { LEDC_LSTIMER1_PAUSE_W { w: self } } #[doc = "Bits 5:22 - This register is used to configure parameter for divider in low speed timer1 the least significant eight bits represent the decimal part."] #[inline(always)] pub fn ledc_div_num_lstimer1(&mut self) -> LEDC_DIV_NUM_LSTIMER1_W { LEDC_DIV_NUM_LSTIMER1_W { w: self } } #[doc = "Bits 0:4 - This register controls the range of the counter in low speed timer1. the counter range is \\[0 2**reg_lstimer1_lim\\] the max bit width for counter is 20."] #[inline(always)] pub fn ledc_lstimer1_lim(&mut self) -> LEDC_LSTIMER1_LIM_W { LEDC_LSTIMER1_LIM_W { w: self } } }