1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292
#[doc = "Reader of register SPI_SLAVE1_REG"] pub type R = crate::R<u32, super::SPI_SLAVE1_REG>; #[doc = "Writer for register SPI_SLAVE1_REG"] pub type W = crate::W<u32, super::SPI_SLAVE1_REG>; #[doc = "Register SPI_SLAVE1_REG `reset()`'s with value 0"] impl crate::ResetValue for super::SPI_SLAVE1_REG { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `SPI_SLV_STATUS_BITLEN`"] pub type SPI_SLV_STATUS_BITLEN_R = crate::R<u8, u8>; #[doc = "Write proxy for field `SPI_SLV_STATUS_BITLEN`"] pub struct SPI_SLV_STATUS_BITLEN_W<'a> { w: &'a mut W, } impl<'a> SPI_SLV_STATUS_BITLEN_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x1f << 27)) | (((value as u32) & 0x1f) << 27); self.w } } #[doc = "Reader of field `SPI_SLV_STATUS_FAST_EN`"] pub type SPI_SLV_STATUS_FAST_EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `SPI_SLV_STATUS_FAST_EN`"] pub struct SPI_SLV_STATUS_FAST_EN_W<'a> { w: &'a mut W, } impl<'a> SPI_SLV_STATUS_FAST_EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 26)) | (((value as u32) & 0x01) << 26); self.w } } #[doc = "Reader of field `SPI_SLV_STATUS_READBACK`"] pub type SPI_SLV_STATUS_READBACK_R = crate::R<bool, bool>; #[doc = "Write proxy for field `SPI_SLV_STATUS_READBACK`"] pub struct SPI_SLV_STATUS_READBACK_W<'a> { w: &'a mut W, } impl<'a> SPI_SLV_STATUS_READBACK_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 25)) | (((value as u32) & 0x01) << 25); self.w } } #[doc = "Reader of field `SPI_SLV_RD_ADDR_BITLEN`"] pub type SPI_SLV_RD_ADDR_BITLEN_R = crate::R<u8, u8>; #[doc = "Write proxy for field `SPI_SLV_RD_ADDR_BITLEN`"] pub struct SPI_SLV_RD_ADDR_BITLEN_W<'a> { w: &'a mut W, } impl<'a> SPI_SLV_RD_ADDR_BITLEN_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x3f << 10)) | (((value as u32) & 0x3f) << 10); self.w } } #[doc = "Reader of field `SPI_SLV_WR_ADDR_BITLEN`"] pub type SPI_SLV_WR_ADDR_BITLEN_R = crate::R<u8, u8>; #[doc = "Write proxy for field `SPI_SLV_WR_ADDR_BITLEN`"] pub struct SPI_SLV_WR_ADDR_BITLEN_W<'a> { w: &'a mut W, } impl<'a> SPI_SLV_WR_ADDR_BITLEN_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x3f << 4)) | (((value as u32) & 0x3f) << 4); self.w } } #[doc = "Reader of field `SPI_SLV_WRSTA_DUMMY_EN`"] pub type SPI_SLV_WRSTA_DUMMY_EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `SPI_SLV_WRSTA_DUMMY_EN`"] pub struct SPI_SLV_WRSTA_DUMMY_EN_W<'a> { w: &'a mut W, } impl<'a> SPI_SLV_WRSTA_DUMMY_EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u32) & 0x01) << 3); self.w } } #[doc = "Reader of field `SPI_SLV_RDSTA_DUMMY_EN`"] pub type SPI_SLV_RDSTA_DUMMY_EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `SPI_SLV_RDSTA_DUMMY_EN`"] pub struct SPI_SLV_RDSTA_DUMMY_EN_W<'a> { w: &'a mut W, } impl<'a> SPI_SLV_RDSTA_DUMMY_EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "Reader of field `SPI_SLV_WRBUF_DUMMY_EN`"] pub type SPI_SLV_WRBUF_DUMMY_EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `SPI_SLV_WRBUF_DUMMY_EN`"] pub struct SPI_SLV_WRBUF_DUMMY_EN_W<'a> { w: &'a mut W, } impl<'a> SPI_SLV_WRBUF_DUMMY_EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Reader of field `SPI_SLV_RDBUF_DUMMY_EN`"] pub type SPI_SLV_RDBUF_DUMMY_EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `SPI_SLV_RDBUF_DUMMY_EN`"] pub struct SPI_SLV_RDBUF_DUMMY_EN_W<'a> { w: &'a mut W, } impl<'a> SPI_SLV_RDBUF_DUMMY_EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } impl R { #[doc = "Bits 27:31 - In the slave mode it is the length of status bit."] #[inline(always)] pub fn spi_slv_status_bitlen(&self) -> SPI_SLV_STATUS_BITLEN_R { SPI_SLV_STATUS_BITLEN_R::new(((self.bits >> 27) & 0x1f) as u8) } #[doc = "Bit 26 - In the slave mode enable fast read status."] #[inline(always)] pub fn spi_slv_status_fast_en(&self) -> SPI_SLV_STATUS_FAST_EN_R { SPI_SLV_STATUS_FAST_EN_R::new(((self.bits >> 26) & 0x01) != 0) } #[doc = "Bit 25 - In the slave mode 1:read register of SPI_SLV_WR_STATUS 0: read register of SPI_RD_STATUS."] #[inline(always)] pub fn spi_slv_status_readback(&self) -> SPI_SLV_STATUS_READBACK_R { SPI_SLV_STATUS_READBACK_R::new(((self.bits >> 25) & 0x01) != 0) } #[doc = "Bits 10:15 - In the slave mode it is the address length in bits for read-buffer operation. The register value shall be (bit_num-1)."] #[inline(always)] pub fn spi_slv_rd_addr_bitlen(&self) -> SPI_SLV_RD_ADDR_BITLEN_R { SPI_SLV_RD_ADDR_BITLEN_R::new(((self.bits >> 10) & 0x3f) as u8) } #[doc = "Bits 4:9 - In the slave mode it is the address length in bits for write-buffer operation. The register value shall be (bit_num-1)."] #[inline(always)] pub fn spi_slv_wr_addr_bitlen(&self) -> SPI_SLV_WR_ADDR_BITLEN_R { SPI_SLV_WR_ADDR_BITLEN_R::new(((self.bits >> 4) & 0x3f) as u8) } #[doc = "Bit 3 - In the slave mode it is the enable bit of dummy phase for write-status operations."] #[inline(always)] pub fn spi_slv_wrsta_dummy_en(&self) -> SPI_SLV_WRSTA_DUMMY_EN_R { SPI_SLV_WRSTA_DUMMY_EN_R::new(((self.bits >> 3) & 0x01) != 0) } #[doc = "Bit 2 - In the slave mode it is the enable bit of dummy phase for read-status operations."] #[inline(always)] pub fn spi_slv_rdsta_dummy_en(&self) -> SPI_SLV_RDSTA_DUMMY_EN_R { SPI_SLV_RDSTA_DUMMY_EN_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 1 - In the slave mode it is the enable bit of dummy phase for write-buffer operations."] #[inline(always)] pub fn spi_slv_wrbuf_dummy_en(&self) -> SPI_SLV_WRBUF_DUMMY_EN_R { SPI_SLV_WRBUF_DUMMY_EN_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 0 - In the slave mode it is the enable bit of dummy phase for read-buffer operations."] #[inline(always)] pub fn spi_slv_rdbuf_dummy_en(&self) -> SPI_SLV_RDBUF_DUMMY_EN_R { SPI_SLV_RDBUF_DUMMY_EN_R::new((self.bits & 0x01) != 0) } } impl W { #[doc = "Bits 27:31 - In the slave mode it is the length of status bit."] #[inline(always)] pub fn spi_slv_status_bitlen(&mut self) -> SPI_SLV_STATUS_BITLEN_W { SPI_SLV_STATUS_BITLEN_W { w: self } } #[doc = "Bit 26 - In the slave mode enable fast read status."] #[inline(always)] pub fn spi_slv_status_fast_en(&mut self) -> SPI_SLV_STATUS_FAST_EN_W { SPI_SLV_STATUS_FAST_EN_W { w: self } } #[doc = "Bit 25 - In the slave mode 1:read register of SPI_SLV_WR_STATUS 0: read register of SPI_RD_STATUS."] #[inline(always)] pub fn spi_slv_status_readback(&mut self) -> SPI_SLV_STATUS_READBACK_W { SPI_SLV_STATUS_READBACK_W { w: self } } #[doc = "Bits 10:15 - In the slave mode it is the address length in bits for read-buffer operation. The register value shall be (bit_num-1)."] #[inline(always)] pub fn spi_slv_rd_addr_bitlen(&mut self) -> SPI_SLV_RD_ADDR_BITLEN_W { SPI_SLV_RD_ADDR_BITLEN_W { w: self } } #[doc = "Bits 4:9 - In the slave mode it is the address length in bits for write-buffer operation. The register value shall be (bit_num-1)."] #[inline(always)] pub fn spi_slv_wr_addr_bitlen(&mut self) -> SPI_SLV_WR_ADDR_BITLEN_W { SPI_SLV_WR_ADDR_BITLEN_W { w: self } } #[doc = "Bit 3 - In the slave mode it is the enable bit of dummy phase for write-status operations."] #[inline(always)] pub fn spi_slv_wrsta_dummy_en(&mut self) -> SPI_SLV_WRSTA_DUMMY_EN_W { SPI_SLV_WRSTA_DUMMY_EN_W { w: self } } #[doc = "Bit 2 - In the slave mode it is the enable bit of dummy phase for read-status operations."] #[inline(always)] pub fn spi_slv_rdsta_dummy_en(&mut self) -> SPI_SLV_RDSTA_DUMMY_EN_W { SPI_SLV_RDSTA_DUMMY_EN_W { w: self } } #[doc = "Bit 1 - In the slave mode it is the enable bit of dummy phase for write-buffer operations."] #[inline(always)] pub fn spi_slv_wrbuf_dummy_en(&mut self) -> SPI_SLV_WRBUF_DUMMY_EN_W { SPI_SLV_WRBUF_DUMMY_EN_W { w: self } } #[doc = "Bit 0 - In the slave mode it is the enable bit of dummy phase for read-buffer operations."] #[inline(always)] pub fn spi_slv_rdbuf_dummy_en(&mut self) -> SPI_SLV_RDBUF_DUMMY_EN_W { SPI_SLV_RDBUF_DUMMY_EN_W { w: self } } }