Struct efr32xg12p::vdac0::ien::W
[−]
[src]
pub struct W { /* fields omitted */ }
Value to write to the register
Methods
impl W
[src]
fn reset_value() -> W
[src]
Reset value of the register
unsafe fn bits(&mut self, bits: u32) -> &mut Self
[src]
Writes raw bits to the register
fn ch0cd(&mut self) -> _CH0CDW
[src]
Bit 0 - CH0CD Interrupt Enable
fn ch1cd(&mut self) -> _CH1CDW
[src]
Bit 1 - CH1CD Interrupt Enable
fn ch0of(&mut self) -> _CH0OFW
[src]
Bit 2 - CH0OF Interrupt Enable
fn ch1of(&mut self) -> _CH1OFW
[src]
Bit 3 - CH1OF Interrupt Enable
fn ch0uf(&mut self) -> _CH0UFW
[src]
Bit 4 - CH0UF Interrupt Enable
fn ch1uf(&mut self) -> _CH1UFW
[src]
Bit 5 - CH1UF Interrupt Enable
fn ch0bl(&mut self) -> _CH0BLW
[src]
Bit 6 - CH0BL Interrupt Enable
fn ch1bl(&mut self) -> _CH1BLW
[src]
Bit 7 - CH1BL Interrupt Enable
fn em23err(&mut self) -> _EM23ERRW
[src]
Bit 15 - EM23ERR Interrupt Enable
fn opa0aportconflict(&mut self) -> _OPA0APORTCONFLICTW
[src]
Bit 16 - OPA0APORTCONFLICT Interrupt Enable
fn opa1aportconflict(&mut self) -> _OPA1APORTCONFLICTW
[src]
Bit 17 - OPA1APORTCONFLICT Interrupt Enable
fn opa2aportconflict(&mut self) -> _OPA2APORTCONFLICTW
[src]
Bit 18 - OPA2APORTCONFLICT Interrupt Enable
fn opa0prstimederr(&mut self) -> _OPA0PRSTIMEDERRW
[src]
Bit 20 - OPA0PRSTIMEDERR Interrupt Enable
fn opa1prstimederr(&mut self) -> _OPA1PRSTIMEDERRW
[src]
Bit 21 - OPA1PRSTIMEDERR Interrupt Enable
fn opa2prstimederr(&mut self) -> _OPA2PRSTIMEDERRW
[src]
Bit 22 - OPA2PRSTIMEDERR Interrupt Enable
fn opa0outvalid(&mut self) -> _OPA0OUTVALIDW
[src]
Bit 28 - OPA0OUTVALID Interrupt Enable
fn opa1outvalid(&mut self) -> _OPA1OUTVALIDW
[src]
Bit 29 - OPA1OUTVALID Interrupt Enable
fn opa2outvalid(&mut self) -> _OPA2OUTVALIDW
[src]
Bit 30 - OPA2OUTVALID Interrupt Enable