#[repr(C)]pub struct RegisterBlock {Show 37 fields
pub ctrl: Reg<CTRL_SPEC>,
pub cmd: Reg<CMD_SPEC>,
pub status: Reg<STATUS_SPEC>,
pub if_: Reg<IF_SPEC>,
pub ifs: Reg<IFS_SPEC>,
pub ifc: Reg<IFC_SPEC>,
pub ien: Reg<IEN_SPEC>,
pub top: Reg<TOP_SPEC>,
pub topb: Reg<TOPB_SPEC>,
pub cnt: Reg<CNT_SPEC>,
pub lock: Reg<LOCK_SPEC>,
pub routepen: Reg<ROUTEPEN_SPEC>,
pub routeloc0: Reg<ROUTELOC0_SPEC>,
pub routeloc2: Reg<ROUTELOC2_SPEC>,
pub cc0_ctrl: Reg<CC0_CTRL_SPEC>,
pub cc0_ccv: Reg<CC0_CCV_SPEC>,
pub cc0_ccvp: Reg<CC0_CCVP_SPEC>,
pub cc0_ccvb: Reg<CC0_CCVB_SPEC>,
pub cc1_ctrl: Reg<CC1_CTRL_SPEC>,
pub cc1_ccv: Reg<CC1_CCV_SPEC>,
pub cc1_ccvp: Reg<CC1_CCVP_SPEC>,
pub cc1_ccvb: Reg<CC1_CCVB_SPEC>,
pub cc2_ctrl: Reg<CC2_CTRL_SPEC>,
pub cc2_ccv: Reg<CC2_CCV_SPEC>,
pub cc2_ccvp: Reg<CC2_CCVP_SPEC>,
pub cc2_ccvb: Reg<CC2_CCVB_SPEC>,
pub cc3_ctrl: Reg<CC3_CTRL_SPEC>,
pub cc3_ccv: Reg<CC3_CCV_SPEC>,
pub cc3_ccvp: Reg<CC3_CCVP_SPEC>,
pub cc3_ccvb: Reg<CC3_CCVB_SPEC>,
pub dtctrl: Reg<DTCTRL_SPEC>,
pub dttime: Reg<DTTIME_SPEC>,
pub dtfc: Reg<DTFC_SPEC>,
pub dtogen: Reg<DTOGEN_SPEC>,
pub dtfault: Reg<DTFAULT_SPEC>,
pub dtfaultc: Reg<DTFAULTC_SPEC>,
pub dtlock: Reg<DTLOCK_SPEC>,
/* private fields */
}Expand description
Register block
Fields§
§ctrl: Reg<CTRL_SPEC>0x00 - Control Register
cmd: Reg<CMD_SPEC>0x04 - Command Register
status: Reg<STATUS_SPEC>0x08 - Status Register
if_: Reg<IF_SPEC>0x0c - Interrupt Flag Register
ifs: Reg<IFS_SPEC>0x10 - Interrupt Flag Set Register
ifc: Reg<IFC_SPEC>0x14 - Interrupt Flag Clear Register
ien: Reg<IEN_SPEC>0x18 - Interrupt Enable Register
top: Reg<TOP_SPEC>0x1c - Counter Top Value Register
topb: Reg<TOPB_SPEC>0x20 - Counter Top Value Buffer Register
cnt: Reg<CNT_SPEC>0x24 - Counter Value Register
lock: Reg<LOCK_SPEC>0x2c - TIMER Configuration Lock Register
routepen: Reg<ROUTEPEN_SPEC>0x30 - I/O Routing Pin Enable Register
routeloc0: Reg<ROUTELOC0_SPEC>0x34 - I/O Routing Location Register
routeloc2: Reg<ROUTELOC2_SPEC>0x3c - I/O Routing Location Register
cc0_ctrl: Reg<CC0_CTRL_SPEC>0x60 - CC Channel Control Register
cc0_ccv: Reg<CC0_CCV_SPEC>0x64 - CC Channel Value Register
cc0_ccvp: Reg<CC0_CCVP_SPEC>0x68 - CC Channel Value Peek Register
cc0_ccvb: Reg<CC0_CCVB_SPEC>0x6c - CC Channel Buffer Register
cc1_ctrl: Reg<CC1_CTRL_SPEC>0x70 - CC Channel Control Register
cc1_ccv: Reg<CC1_CCV_SPEC>0x74 - CC Channel Value Register
cc1_ccvp: Reg<CC1_CCVP_SPEC>0x78 - CC Channel Value Peek Register
cc1_ccvb: Reg<CC1_CCVB_SPEC>0x7c - CC Channel Buffer Register
cc2_ctrl: Reg<CC2_CTRL_SPEC>0x80 - CC Channel Control Register
cc2_ccv: Reg<CC2_CCV_SPEC>0x84 - CC Channel Value Register
cc2_ccvp: Reg<CC2_CCVP_SPEC>0x88 - CC Channel Value Peek Register
cc2_ccvb: Reg<CC2_CCVB_SPEC>0x8c - CC Channel Buffer Register
cc3_ctrl: Reg<CC3_CTRL_SPEC>0x90 - CC Channel Control Register
cc3_ccv: Reg<CC3_CCV_SPEC>0x94 - CC Channel Value Register
cc3_ccvp: Reg<CC3_CCVP_SPEC>0x98 - CC Channel Value Peek Register
cc3_ccvb: Reg<CC3_CCVB_SPEC>0x9c - CC Channel Buffer Register
dtctrl: Reg<DTCTRL_SPEC>0xa0 - DTI Control Register
dttime: Reg<DTTIME_SPEC>0xa4 - DTI Time Control Register
dtfc: Reg<DTFC_SPEC>0xa8 - DTI Fault Configuration Register
dtogen: Reg<DTOGEN_SPEC>0xac - DTI Output Generation Enable Register
dtfault: Reg<DTFAULT_SPEC>0xb0 - DTI Fault Register
dtfaultc: Reg<DTFAULTC_SPEC>0xb4 - DTI Fault Clear Register
dtlock: Reg<DTLOCK_SPEC>0xb8 - DTI Configuration Lock Register