xwrl64xx-pac 0.6.0

A Peripheral Access Crate for the ti xwrl64xx radar devkit
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52

#[doc = "Register `DFDST0` reader"]
pub type R = crate::R<Dfdst0Spec>;
#[doc = "Register `DFDST0` writer"]
pub type W = crate::W<Dfdst0Spec>;
#[doc = "Field `DESTINATION_ADDRESS_FOR_2` reader - 31:0\\]
Destination address for Dst FIFO Register Set:#br#Initial value is copied from PDST.DADDR.#br#TC updates value according to destination addressing mode \\[OPT.SAM\\]
and/or dest index value \\[BIDX.DBIDX\\]
after each write command is issued.#br#When a TR is complete the final value should be the address of the last write command issued."]
pub type DestinationAddressFor2R = crate::FieldReader<u32>;
#[doc = "Field `DESTINATION_ADDRESS_FOR_2` writer - 31:0\\]
Destination address for Dst FIFO Register Set:#br#Initial value is copied from PDST.DADDR.#br#TC updates value according to destination addressing mode \\[OPT.SAM\\]
and/or dest index value \\[BIDX.DBIDX\\]
after each write command is issued.#br#When a TR is complete the final value should be the address of the last write command issued."]
pub type DestinationAddressFor2W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
impl R {
    #[doc = "Bits 0:31 - 31:0\\]
Destination address for Dst FIFO Register Set:#br#Initial value is copied from PDST.DADDR.#br#TC updates value according to destination addressing mode \\[OPT.SAM\\]
and/or dest index value \\[BIDX.DBIDX\\]
after each write command is issued.#br#When a TR is complete the final value should be the address of the last write command issued."]
    #[inline(always)]
    pub fn destination_address_for_2(&self) -> DestinationAddressFor2R {
        DestinationAddressFor2R::new(self.bits)
    }
}
impl W {
    #[doc = "Bits 0:31 - 31:0\\]
Destination address for Dst FIFO Register Set:#br#Initial value is copied from PDST.DADDR.#br#TC updates value according to destination addressing mode \\[OPT.SAM\\]
and/or dest index value \\[BIDX.DBIDX\\]
after each write command is issued.#br#When a TR is complete the final value should be the address of the last write command issued."]
    #[inline(always)]
    #[must_use]
    pub fn destination_address_for_2(&mut self) -> DestinationAddressFor2W<Dfdst0Spec> {
        DestinationAddressFor2W::new(self, 0)
    }
}
#[doc = "Dst FIFO Set Dst Address\n\nYou can [`read`](crate::Reg::read) this register and get [`dfdst0::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dfdst0::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Dfdst0Spec;
impl crate::RegisterSpec for Dfdst0Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`dfdst0::R`](R) reader structure"]
impl crate::Readable for Dfdst0Spec {}
#[doc = "`write(|w| ..)` method takes [`dfdst0::W`](W) writer structure"]
impl crate::Writable for Dfdst0Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets DFDST0 to value 0"]
impl crate::Resettable for Dfdst0Spec {
    const RESET_VALUE: u32 = 0;
}