xmc4800 0.14.0

XMC peripheral library for XMC4800 generated from SVD
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147

#[doc = "Register `DC_LATCH0_CONT` reader"]
pub type R = crate::R<DC_LATCH0_CONT_SPEC>;
#[doc = "Register `DC_LATCH0_CONT` writer"]
pub type W = crate::W<DC_LATCH0_CONT_SPEC>;
#[doc = "Latch0 positive edge\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum L0_POS_A {
    #[doc = "0: Continuous Latch active"]
    VALUE1 = 0,
    #[doc = "1: Single event (only first event active)"]
    VALUE2 = 1,
}
impl From<L0_POS_A> for bool {
    #[inline(always)]
    fn from(variant: L0_POS_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `L0_POS` reader - Latch0 positive edge"]
pub type L0_POS_R = crate::BitReader<L0_POS_A>;
impl L0_POS_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> L0_POS_A {
        match self.bits {
            false => L0_POS_A::VALUE1,
            true => L0_POS_A::VALUE2,
        }
    }
    #[doc = "Continuous Latch active"]
    #[inline(always)]
    pub fn is_value1(&self) -> bool {
        *self == L0_POS_A::VALUE1
    }
    #[doc = "Single event (only first event active)"]
    #[inline(always)]
    pub fn is_value2(&self) -> bool {
        *self == L0_POS_A::VALUE2
    }
}
#[doc = "Field `L0_POS` writer - Latch0 positive edge"]
pub type L0_POS_W<'a, REG> = crate::BitWriter<'a, REG, L0_POS_A>;
impl<'a, REG> L0_POS_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Continuous Latch active"]
    #[inline(always)]
    pub fn value1(self) -> &'a mut crate::W<REG> {
        self.variant(L0_POS_A::VALUE1)
    }
    #[doc = "Single event (only first event active)"]
    #[inline(always)]
    pub fn value2(self) -> &'a mut crate::W<REG> {
        self.variant(L0_POS_A::VALUE2)
    }
}
#[doc = "Latch0 negative edge\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum L0_NEG_A {
    #[doc = "0: Continuous Latch active"]
    VALUE1 = 0,
    #[doc = "1: Single event (only first event active)"]
    VALUE2 = 1,
}
impl From<L0_NEG_A> for bool {
    #[inline(always)]
    fn from(variant: L0_NEG_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `L0_NEG` reader - Latch0 negative edge"]
pub type L0_NEG_R = crate::BitReader<L0_NEG_A>;
impl L0_NEG_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> L0_NEG_A {
        match self.bits {
            false => L0_NEG_A::VALUE1,
            true => L0_NEG_A::VALUE2,
        }
    }
    #[doc = "Continuous Latch active"]
    #[inline(always)]
    pub fn is_value1(&self) -> bool {
        *self == L0_NEG_A::VALUE1
    }
    #[doc = "Single event (only first event active)"]
    #[inline(always)]
    pub fn is_value2(&self) -> bool {
        *self == L0_NEG_A::VALUE2
    }
}
#[doc = "Field `L0_NEG` writer - Latch0 negative edge"]
pub type L0_NEG_W<'a, REG> = crate::BitWriter<'a, REG, L0_NEG_A>;
impl<'a, REG> L0_NEG_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Continuous Latch active"]
    #[inline(always)]
    pub fn value1(self) -> &'a mut crate::W<REG> {
        self.variant(L0_NEG_A::VALUE1)
    }
    #[doc = "Single event (only first event active)"]
    #[inline(always)]
    pub fn value2(self) -> &'a mut crate::W<REG> {
        self.variant(L0_NEG_A::VALUE2)
    }
}
impl R {
    #[doc = "Bit 0 - Latch0 positive edge"]
    #[inline(always)]
    pub fn l0_pos(&self) -> L0_POS_R {
        L0_POS_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Latch0 negative edge"]
    #[inline(always)]
    pub fn l0_neg(&self) -> L0_NEG_R {
        L0_NEG_R::new(((self.bits >> 1) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Latch0 positive edge"]
    #[inline(always)]
    pub fn l0_pos(&mut self) -> L0_POS_W<'_, DC_LATCH0_CONT_SPEC> {
        L0_POS_W::new(self, 0)
    }
    #[doc = "Bit 1 - Latch0 negative edge"]
    #[inline(always)]
    pub fn l0_neg(&mut self) -> L0_NEG_W<'_, DC_LATCH0_CONT_SPEC> {
        L0_NEG_W::new(self, 1)
    }
}
#[doc = "Latch0 Control\n\nYou can [`read`](crate::Reg::read) this register and get [`dc_latch0_cont::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dc_latch0_cont::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct DC_LATCH0_CONT_SPEC;
impl crate::RegisterSpec for DC_LATCH0_CONT_SPEC {
    type Ux = u8;
}
#[doc = "`read()` method returns [`dc_latch0_cont::R`](R) reader structure"]
impl crate::Readable for DC_LATCH0_CONT_SPEC {}
#[doc = "`write(|w| ..)` method takes [`dc_latch0_cont::W`](W) writer structure"]
impl crate::Writable for DC_LATCH0_CONT_SPEC {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets DC_LATCH0_CONT to value 0"]
impl crate::Resettable for DC_LATCH0_CONT_SPEC {}