1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252
#[doc = "Reader of register GRSTCTL"] pub type R = crate::R<u32, super::GRSTCTL>; #[doc = "Writer for register GRSTCTL"] pub type W = crate::W<u32, super::GRSTCTL>; #[doc = "Register GRSTCTL `reset()`'s with value 0x1000_0000"] impl crate::ResetValue for super::GRSTCTL { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0x1000_0000 } } #[doc = "Reader of field `CSftRst`"] pub type CSFTRST_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CSftRst`"] pub struct CSFTRST_W<'a> { w: &'a mut W, } impl<'a> CSFTRST_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `RxFFlsh`"] pub type RXFFLSH_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RxFFlsh`"] pub struct RXFFLSH_W<'a> { w: &'a mut W, } impl<'a> RXFFLSH_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 4)) | (((value as u32) & 0x01) << 4); self.w } } #[doc = "Reader of field `TxFFlsh`"] pub type TXFFLSH_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TxFFlsh`"] pub struct TXFFLSH_W<'a> { w: &'a mut W, } impl<'a> TXFFLSH_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u32) & 0x01) << 5); self.w } } #[doc = "TxFIFO Number\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum TXFNUM_A { #[doc = "0: Tx FIFO 0 flush in device mode"] VALUE1, #[doc = "1: Tx FIFO 1 flush in device mode"] VALUE2, #[doc = "2: Tx FIFO 2 flush in device mode"] VALUE3, #[doc = "15: Tx FIFO 15 flush in device mode"] VALUE4, #[doc = "16: Flush all the transmit FIFOs in device or host mode."] VALUE5, } impl From<TXFNUM_A> for u8 { #[inline(always)] fn from(variant: TXFNUM_A) -> Self { match variant { TXFNUM_A::VALUE1 => 0, TXFNUM_A::VALUE2 => 1, TXFNUM_A::VALUE3 => 2, TXFNUM_A::VALUE4 => 15, TXFNUM_A::VALUE5 => 16, } } } #[doc = "Reader of field `TxFNum`"] pub type TXFNUM_R = crate::R<u8, TXFNUM_A>; impl TXFNUM_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<u8, TXFNUM_A> { use crate::Variant::*; match self.bits { 0 => Val(TXFNUM_A::VALUE1), 1 => Val(TXFNUM_A::VALUE2), 2 => Val(TXFNUM_A::VALUE3), 15 => Val(TXFNUM_A::VALUE4), 16 => Val(TXFNUM_A::VALUE5), i => Res(i), } } #[doc = "Checks if the value of the field is `VALUE1`"] #[inline(always)] pub fn is_value1(&self) -> bool { *self == TXFNUM_A::VALUE1 } #[doc = "Checks if the value of the field is `VALUE2`"] #[inline(always)] pub fn is_value2(&self) -> bool { *self == TXFNUM_A::VALUE2 } #[doc = "Checks if the value of the field is `VALUE3`"] #[inline(always)] pub fn is_value3(&self) -> bool { *self == TXFNUM_A::VALUE3 } #[doc = "Checks if the value of the field is `VALUE4`"] #[inline(always)] pub fn is_value4(&self) -> bool { *self == TXFNUM_A::VALUE4 } #[doc = "Checks if the value of the field is `VALUE5`"] #[inline(always)] pub fn is_value5(&self) -> bool { *self == TXFNUM_A::VALUE5 } } #[doc = "Write proxy for field `TxFNum`"] pub struct TXFNUM_W<'a> { w: &'a mut W, } impl<'a> TXFNUM_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: TXFNUM_A) -> &'a mut W { unsafe { self.bits(variant.into()) } } #[doc = "Tx FIFO 0 flush in device mode"] #[inline(always)] pub fn value1(self) -> &'a mut W { self.variant(TXFNUM_A::VALUE1) } #[doc = "Tx FIFO 1 flush in device mode"] #[inline(always)] pub fn value2(self) -> &'a mut W { self.variant(TXFNUM_A::VALUE2) } #[doc = "Tx FIFO 2 flush in device mode"] #[inline(always)] pub fn value3(self) -> &'a mut W { self.variant(TXFNUM_A::VALUE3) } #[doc = "Tx FIFO 15 flush in device mode"] #[inline(always)] pub fn value4(self) -> &'a mut W { self.variant(TXFNUM_A::VALUE4) } #[doc = "Flush all the transmit FIFOs in device or host mode."] #[inline(always)] pub fn value5(self) -> &'a mut W { self.variant(TXFNUM_A::VALUE5) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x1f << 6)) | (((value as u32) & 0x1f) << 6); self.w } } #[doc = "Reader of field `DMAReq`"] pub type DMAREQ_R = crate::R<bool, bool>; #[doc = "Reader of field `AHBIdle`"] pub type AHBIDLE_R = crate::R<bool, bool>; impl R { #[doc = "Bit 0 - Core Soft Reset"] #[inline(always)] pub fn csft_rst(&self) -> CSFTRST_R { CSFTRST_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 4 - RxFIFO Flush"] #[inline(always)] pub fn rx_fflsh(&self) -> RXFFLSH_R { RXFFLSH_R::new(((self.bits >> 4) & 0x01) != 0) } #[doc = "Bit 5 - TxFIFO Flush"] #[inline(always)] pub fn tx_fflsh(&self) -> TXFFLSH_R { TXFFLSH_R::new(((self.bits >> 5) & 0x01) != 0) } #[doc = "Bits 6:10 - TxFIFO Number"] #[inline(always)] pub fn tx_fnum(&self) -> TXFNUM_R { TXFNUM_R::new(((self.bits >> 6) & 0x1f) as u8) } #[doc = "Bit 30 - DMA Request Signal"] #[inline(always)] pub fn dmareq(&self) -> DMAREQ_R { DMAREQ_R::new(((self.bits >> 30) & 0x01) != 0) } #[doc = "Bit 31 - AHB Master Idle"] #[inline(always)] pub fn ahbidle(&self) -> AHBIDLE_R { AHBIDLE_R::new(((self.bits >> 31) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - Core Soft Reset"] #[inline(always)] pub fn csft_rst(&mut self) -> CSFTRST_W { CSFTRST_W { w: self } } #[doc = "Bit 4 - RxFIFO Flush"] #[inline(always)] pub fn rx_fflsh(&mut self) -> RXFFLSH_W { RXFFLSH_W { w: self } } #[doc = "Bit 5 - TxFIFO Flush"] #[inline(always)] pub fn tx_fflsh(&mut self) -> TXFFLSH_W { TXFFLSH_W { w: self } } #[doc = "Bits 6:10 - TxFIFO Number"] #[inline(always)] pub fn tx_fnum(&mut self) -> TXFNUM_W { TXFNUM_W { w: self } } }