[−][src]Type Definition xmc1100::usic0_ch0::pcr_sscmode::W
type W = W<u32, PCR_SSCMODE>;
Writer for register PCR_SSCMode
Methods
impl W
[src]
pub fn mslsen(&mut self) -> MSLSEN_W
[src]
Bit 0 - MSLS Enable
pub fn selctr(&mut self) -> SELCTR_W
[src]
Bit 1 - Select Control
pub fn selinv(&mut self) -> SELINV_W
[src]
Bit 2 - Select Inversion
pub fn fem(&mut self) -> FEM_W
[src]
Bit 3 - Frame End Mode
pub fn ctqsel1(&mut self) -> CTQSEL1_W
[src]
Bits 4:5 - Input Frequency Selection
pub fn pctq1(&mut self) -> PCTQ1_W
[src]
Bits 6:7 - Divider Factor PCTQ1 for Tiw and Tnf
pub fn dctq1(&mut self) -> DCTQ1_W
[src]
Bits 8:12 - Divider Factor DCTQ1 for Tiw and Tnf
pub fn parien(&mut self) -> PARIEN_W
[src]
Bit 13 - Parity Error Interrupt Enable
pub fn mslsien(&mut self) -> MSLSIEN_W
[src]
Bit 14 - MSLS Interrupt Enable
pub fn dx2tien(&mut self) -> DX2TIEN_W
[src]
Bit 15 - DX2T Interrupt Enable
pub fn selo(&mut self) -> SELO_W
[src]
Bits 16:23 - Select Output
pub fn tiwen(&mut self) -> TIWEN_W
[src]
Bit 24 - Enable Inter-Word Delay Tiw
pub fn slphsel(&mut self) -> SLPHSEL_W
[src]
Bit 25 - Slave Mode Clock Phase Select
pub fn mclk(&mut self) -> MCLK_W
[src]
Bit 31 - Master Clock Enable