ws2812-flexio 0.3.0

A neopixel driver based on NXP i.MX RT's FlexIO bus.
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49

use core::fmt::Write;

struct Inner<W> {
    uart: W,
}

pub struct UartWriter<W> {
    inner: Inner<W>,
}

impl<W> UartWriter<W>
where
    W: embedded_io::Write,
{
    pub fn new(uart: W) -> Self {
        Self {
            inner: Inner { uart },
        }
    }

    pub fn write_fmt(&mut self, args: core::fmt::Arguments<'_>) {
        // Wrapper, to remove the necessity to unwrap().
        // Unwrap will always succeed, because imxrt's UARTs are `Infallible`.
        self.inner.write_fmt(args).unwrap();
    }
}

impl<W> core::fmt::Write for Inner<W>
where
    W: embedded_io::Write,
{
    fn write_str(&mut self, s: &str) -> core::fmt::Result {
        assert!(s.is_ascii());
        for b in s.bytes() {
            match b {
                b'\r' => (),
                b'\n' => {
                    // Uart seems to usually be \r\n encoded.
                    // writeln!(), however, is always \n encoded,
                    // so convert here on the fly.
                    self.uart.write_all(b"\r\n").unwrap()
                }
                _ => self.uart.write_all(core::slice::from_ref(&b)).unwrap(),
            }
        }
        self.uart.flush().unwrap();
        Ok(())
    }
}