volatile_table 0.0.1

A zero-cost, type-safe DSL for MMIO and volatile register mapping with compile-time access control (RO/RW/WO).
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66

#[test]
fn test_volatile_table_macro() {
    use volatile_table::volatile_table;

    static mut V: usize = 0usize;
    unsafe {
        V = 10usize;
    }

    volatile_table! {
        rw RW_V_PTR = &raw mut V;
        ro RO_V_PTR = &raw mut V;
        wo WO_V_PTR = &raw mut V;

        map[RW_V_PTR]: {
            #[allow(unused)]
            rw TEST += 0;
            #[allow(unused)]
            rw TEST3 += 0;
            #[allow(unused)]
            rw TEST2 += 1;
        };

        map[
            #[allow(unused)]
            rw RW2_V_PTR = &raw mut V
        ]: {
            #[allow(unused)]
            rw TEST44 += 0;
        };
    }

    {
        let volatile_ptr = RW_V_PTR;
        unsafe {
            // rw
            assert_eq!(volatile_ptr.read(), 10);
            volatile_ptr.write(1);
            assert_eq!(volatile_ptr.read(), 1);
        }

        unsafe {
            // rw2
            volatile_ptr.write(2);
            assert_eq!(volatile_ptr.read(), 2);
        }

        unsafe {
            // wo
            volatile_ptr.write(3);
        }

        unsafe {
            // ro
            assert_eq!(volatile_ptr.read(), 3);
        }
    }

    unsafe {
        WO_V_PTR.write(4);
    }

    unsafe {
        assert_eq!(RO_V_PTR.read(), 4);
    }
}