vmx_lab 0.1.1

vt-x
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64

//! I/O port functionality.

use core::arch::asm;

/// Write 8 bits to port
///
/// # Safety
/// Needs IO privileges.
#[inline]
pub fn outb(port: u16, val: u8) {
    unsafe {asm!("outb %al, %dx", in("al") val, in("dx") port, options(att_syntax))}
}

/// Read 8 bits from port
///
/// # Safety
/// Needs IO privileges.
#[inline]
pub fn inb(port: u16) -> u8 {
    let ret: u8;
    unsafe {asm!("inb %dx, %al", in("dx") port, out("al") ret, options(att_syntax))};
    ret
}

/// Write 16 bits to port
///
/// # Safety
/// Needs IO privileges.
#[inline]
pub fn outw(port: u16, val: u16) {
    unsafe { asm!("outw %ax, %dx", in("ax") val, in("dx") port, options(att_syntax))};
}

/// Read 16 bits from port
///
/// # Safety
/// Needs IO privileges.
#[inline]
pub fn inw(port: u16) -> u16 {
    let ret: u16;
    unsafe {asm!("inw %dx, %ax", in("dx") port, out("ax") ret, options(att_syntax))};
    ret
}

/// Write 32 bits to port
///
/// # Safety
/// Needs IO privileges.
#[inline]
pub fn outl(port: u16, val: u32) {
    unsafe {asm!("outl %eax, %dx", in("eax") val, in("dx") port, options(att_syntax))}
}

/// Read 32 bits from port
///
/// # Safety
/// Needs IO privileges.
#[inline]
pub fn inl(port: u16) -> u32 {
    let ret: u32;
    unsafe {asm!("inl %dx, %eax", out("eax") ret, in("dx") port, options(att_syntax))};
    ret
}