1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
module slicer_unit_hb #(
param WIDTH : u32 = 1 ,
param DISABLE_MBFF: bbool = false,
param USE_RESET : bbool = false,
) (
i_clk : input clock ,
i_rst : input reset ,
o_ready: output logic ,
i_valid: input logic ,
i_data : input logic<WIDTH>,
i_ready: input logic ,
o_valid: output logic ,
o_data : output logic<WIDTH>,
) {
var valid: logic;
always_comb {
o_ready = !valid;
o_valid = valid;
}
always_ff {
if_reset {
valid = '0;
} else if !valid {
valid = i_valid;
} else if i_ready {
valid = '0;
}
}
if DISABLE_MBFF :g_data {
var data: logic<WIDTH>;
always_comb {
o_data = data;
}
if USE_RESET :g {
always_ff {
if_reset {
data = '0;
} else if (!valid) && i_valid {
data = i_data;
}
}
} else {
always_ff {
if (!valid) && i_valid {
data = i_data;
}
}
}
} else {
for i in 0..WIDTH :g {
var d: logic;
always_comb {
o_data[i] = d;
}
if USE_RESET :g {
always_ff {
if_reset {
d = '0;
} else if (!valid) && i_valid {
d = i_data[i];
}
}
} else {
always_ff {
if (!valid) && i_valid {
d = i_data[i];
}
}
}
}
}
}