veryl-analyzer 0.20.0

A modern hardware description language
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44

pub mod analyzer;
pub mod analyzer_error;
pub mod attribute;
pub mod attribute_table;
pub mod connect_operation_table;
pub mod conv;
pub mod definition_table;
pub mod generic_inference_table;
pub mod handlers;
pub mod ir;
pub mod literal;
pub mod literal_table;
pub mod msb_table;
pub mod multi_sources;
pub mod namespace;
pub mod namespace_table;
pub mod range_table;
pub mod reference_table;
pub mod resolved_type_table;
pub mod stopwatch;
pub mod sv_system_function;
pub mod symbol;
pub mod symbol_path;
pub mod symbol_table;
pub mod tb_component;
pub mod type_dag;
pub mod r#unsafe;
pub mod unsafe_table;
pub mod value;
pub mod wavedrom;
pub use analyzer::Analyzer;
pub use analyzer_error::AnalyzerError;
pub use conv::Context;
#[cfg(test)]
mod tests;

type HashMap<K, V> = fxhash::FxHashMap<K, V>;
type HashSet<V> = fxhash::FxHashSet<V>;
type BigInt = num_bigint::BigInt;
type BigUint = num_bigint::BigUint;
type Sign = num_bigint::Sign;

pub use smallvec::smallvec as svec;
pub type SVec<T> = smallvec::SmallVec<[T; 4]>;