1 2 3 4 5 6 7 8 9
# Netlist Verilog Parser ## introduction The verilog netlist parser is belong to iEDA project. The parser read netlist verilog file to eda tools. ## dependence The verilog netlist parser use pest crate to build syntax tree.