valheim-asm 0.2.0

RISC-V instructions and assembler
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72

#![allow(non_upper_case_globals)]

use crate::asm::encode32::Encode32;
use crate::asm::encode16::Encode16;
use crate::isa::data::Fin;
use crate::isa::rv32::RV32Instr::*;
use crate::isa::typed::Reg;

pub mod encode32;
pub mod encode16;
pub mod traits;

pub const zero: Reg = Reg::ZERO;
pub const ra: Reg = Reg::X(Fin::new(1));
pub const sp: Reg = Reg::X(Fin::new(2));
pub const gp: Reg = Reg::X(Fin::new(3));
pub const tp: Reg = Reg::X(Fin::new(4));
pub const t0: Reg = Reg::X(Fin::new(5));
pub const t1: Reg = Reg::X(Fin::new(6));
pub const t2: Reg = Reg::X(Fin::new(7));
pub const s0: Reg = Reg::X(Fin::new(8));
pub const s1: Reg = Reg::X(Fin::new(9));
pub const a0: Reg = Reg::X(Fin::new(10));
pub const a1: Reg = Reg::X(Fin::new(11));
pub const a2: Reg = Reg::X(Fin::new(12));
pub const a3: Reg = Reg::X(Fin::new(13));
pub const a4: Reg = Reg::X(Fin::new(14));
pub const a5: Reg = Reg::X(Fin::new(15));
pub const a6: Reg = Reg::X(Fin::new(16));
pub const a7: Reg = Reg::X(Fin::new(17));
pub const s2: Reg = Reg::X(Fin::new(18));
pub const s3: Reg = Reg::X(Fin::new(19));
pub const s4: Reg = Reg::X(Fin::new(20));
pub const s5: Reg = Reg::X(Fin::new(21));
pub const s6: Reg = Reg::X(Fin::new(22));
pub const s7: Reg = Reg::X(Fin::new(23));
pub const s8: Reg = Reg::X(Fin::new(24));
pub const s9: Reg = Reg::X(Fin::new(25));
pub const s10: Reg = Reg::X(Fin::new(26));
pub const s11: Reg = Reg::X(Fin::new(27));
pub const t3: Reg = Reg::X(Fin::new(28));
pub const t4: Reg = Reg::X(Fin::new(29));
pub const t5: Reg = Reg::X(Fin::new(30));
pub const t6: Reg = Reg::X(Fin::new(31));

#[derive(Default)]
pub struct Assembler {
  pub code: Vec<u8>,
}

impl Assembler {
  pub fn emit32<T: Encode32>(&mut self, _code: T) {
  }

  pub fn emit16<T: Encode16>(&mut self, _code: T) {
  }

  pub fn lui(&mut self, rd: Reg, imm: i32) {
    self.emit32(LUI(rd.into(), imm.into()));
  }
}

#[cfg(test)]
mod test {
  use super::*;

  #[test]
  fn test() {
    let mut asm = Assembler::default();
    asm.lui(ra, 114514);
  }
}