v5gdb 0.1.0-alpha.2

GDB-compatible debugger backend for the VEX V5 platform
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55

use arbitrary_int::*;
use bitbybit::bitfield;

#[cfg(target_arch = "arm")]
pub mod cache;
#[cfg(target_arch = "arm")]
pub mod debug;
#[cfg(target_arch = "arm")]
pub mod exception;
#[cfg(target_arch = "arm")]
pub mod instruction;
#[cfg(target_arch = "arm")]
pub mod vmsa;

/// The status of an ARMv7-A CPU.
#[bitfield(u32, debug, default = 0)]
#[derive(PartialEq, Eq)]
pub struct ProgramStatus {
    #[bit(31, rw)]
    negative: bool,
    #[bit(30, rw)]
    zero: bool,
    #[bit(29, rw)]
    carry: bool,
    #[bit(28, rw)]
    overflow: bool,
    #[bit(27, rw)]
    cumulative_sat: bool,
    #[bits(25..=26, rw)]
    if_then_1_0: u2,
    #[bit(24, rw)]
    jazelle: bool,
    #[bits(16..=19, rw)]
    gt_eq_flags: u4,
    #[bits(10..=15, rw)]
    if_then_7_2: u6,
    #[bit(9, rw)]
    big_endian: bool,
    #[bit(8, rw)]
    async_abort_disabled: bool,
    #[bit(7, rw)]
    irq_disabled: bool,
    #[bit(6, rw)]
    fiq_disabled: bool,
    #[bit(5, rw)]
    thumb: bool,
    #[bits(0..=4, rw)]
    mode: u5,
}

impl ProgramStatus {
    pub const fn raw_value_mut(&mut self) -> &mut u32 {
        &mut self.raw_value
    }
}