1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
pub mod typedef_h {
pub const silk_int32_MIN: i32 = i32::MIN;
pub const silk_int32_MAX: i32 = i32::MAX;
}
pub use self::typedef_h::{silk_int32_MAX, silk_int32_MIN};
use crate::silk::macros::silk_CLZ32;
use crate::silk::Inlines::silk_INVERSE32_varQ;
pub const A_LIMIT: f64 = 0.99975f64 * ((1) << 24) as f64 + 0.5f64;
/// Compute inverse of LPC prediction gain, and
/// test if LPC coefficients are stable (all poles within unit circle)
unsafe fn LPC_inverse_pred_gain_QA_c(A_QA: *mut i32, order: i32) -> i32 {
let mut k: i32 = 0;
let mut n: i32 = 0;
let mut mult2Q: i32 = 0;
let mut invGain_Q30: i32 = 0;
let mut rc_Q31: i32 = 0;
let mut rc_mult1_Q30: i32 = 0;
let mut rc_mult2: i32 = 0;
let mut tmp1: i32 = 0;
let mut tmp2: i32 = 0;
invGain_Q30 = ((1 * ((1) << 30)) as f64 + 0.5f64) as i32;
k = order - 1;
while k > 0 {
if *A_QA.offset(k as isize) > A_LIMIT as i32 || *A_QA.offset(k as isize) < -(A_LIMIT as i32)
{
return 0;
}
rc_Q31 = -(((*A_QA.offset(k as isize) as u32) << 31 - 24) as i32);
rc_mult1_Q30 = ((1 * ((1) << 30)) as f64 + 0.5f64) as i32
- (rc_Q31 as i64 * rc_Q31 as i64 >> 32) as i32;
invGain_Q30 =
(((invGain_Q30 as i64 * rc_mult1_Q30 as i64 >> 32) as i32 as u32) << 2) as i32;
if invGain_Q30 < ((1.0f32 / 1e4f32 * ((1) << 30) as f32) as f64 + 0.5f64) as i32 {
return 0;
}
mult2Q = 32
- silk_CLZ32(if rc_mult1_Q30 > 0 {
rc_mult1_Q30
} else {
-rc_mult1_Q30
});
rc_mult2 = silk_INVERSE32_varQ(rc_mult1_Q30, mult2Q + 30);
n = 0;
while n < k + 1 >> 1 {
let mut tmp64: i64 = 0;
tmp1 = *A_QA.offset(n as isize);
tmp2 = *A_QA.offset((k - n - 1) as isize);
tmp64 = if mult2Q == 1 {
((if (tmp1 as u32).wrapping_sub(
(if 31 == 1 {
(tmp2 as i64 * rc_Q31 as i64 >> 1) + (tmp2 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp2 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32 as u32,
) & 0x80000000 as u32
== 0
{
if tmp1 as u32
& ((if 31 == 1 {
(tmp2 as i64 * rc_Q31 as i64 >> 1) + (tmp2 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp2 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32 as u32
^ 0x80000000 as u32)
& 0x80000000 as u32
!= 0
{
0x80000000 as u32 as i32
} else {
tmp1 - (if 31 == 1 {
(tmp2 as i64 * rc_Q31 as i64 >> 1) + (tmp2 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp2 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32
}
} else {
if (tmp1 as u32 ^ 0x80000000 as u32)
& (if 31 == 1 {
(tmp2 as i64 * rc_Q31 as i64 >> 1) + (tmp2 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp2 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32 as u32
& 0x80000000 as u32
!= 0
{
0x7fffffff
} else {
tmp1 - (if 31 == 1 {
(tmp2 as i64 * rc_Q31 as i64 >> 1) + (tmp2 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp2 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32
}
}) as i64
* rc_mult2 as i64
>> 1)
+ ((if (tmp1 as u32).wrapping_sub(
(if 31 == 1 {
(tmp2 as i64 * rc_Q31 as i64 >> 1) + (tmp2 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp2 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32 as u32,
) & 0x80000000 as u32
== 0
{
if tmp1 as u32
& ((if 31 == 1 {
(tmp2 as i64 * rc_Q31 as i64 >> 1)
+ (tmp2 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp2 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32 as u32
^ 0x80000000 as u32)
& 0x80000000 as u32
!= 0
{
0x80000000 as u32 as i32
} else {
tmp1 - (if 31 == 1 {
(tmp2 as i64 * rc_Q31 as i64 >> 1)
+ (tmp2 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp2 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32
}
} else {
if (tmp1 as u32 ^ 0x80000000 as u32)
& (if 31 == 1 {
(tmp2 as i64 * rc_Q31 as i64 >> 1)
+ (tmp2 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp2 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32 as u32
& 0x80000000 as u32
!= 0
{
0x7fffffff
} else {
tmp1 - (if 31 == 1 {
(tmp2 as i64 * rc_Q31 as i64 >> 1)
+ (tmp2 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp2 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32
}
}) as i64
* rc_mult2 as i64
& 1)
} else {
((if (tmp1 as u32).wrapping_sub(
(if 31 == 1 {
(tmp2 as i64 * rc_Q31 as i64 >> 1) + (tmp2 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp2 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32 as u32,
) & 0x80000000 as u32
== 0
{
if tmp1 as u32
& ((if 31 == 1 {
(tmp2 as i64 * rc_Q31 as i64 >> 1) + (tmp2 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp2 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32 as u32
^ 0x80000000 as u32)
& 0x80000000 as u32
!= 0
{
0x80000000 as u32 as i32
} else {
tmp1 - (if 31 == 1 {
(tmp2 as i64 * rc_Q31 as i64 >> 1) + (tmp2 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp2 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32
}
} else {
if (tmp1 as u32 ^ 0x80000000 as u32)
& (if 31 == 1 {
(tmp2 as i64 * rc_Q31 as i64 >> 1) + (tmp2 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp2 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32 as u32
& 0x80000000 as u32
!= 0
{
0x7fffffff
} else {
tmp1 - (if 31 == 1 {
(tmp2 as i64 * rc_Q31 as i64 >> 1) + (tmp2 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp2 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32
}
}) as i64
* rc_mult2 as i64
>> mult2Q - 1)
+ 1
>> 1
};
if tmp64 > silk_int32_MAX as i64 || tmp64 < silk_int32_MIN as i64 {
return 0;
}
*A_QA.offset(n as isize) = tmp64 as i32;
tmp64 = if mult2Q == 1 {
((if (tmp2 as u32).wrapping_sub(
(if 31 == 1 {
(tmp1 as i64 * rc_Q31 as i64 >> 1) + (tmp1 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp1 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32 as u32,
) & 0x80000000 as u32
== 0
{
if tmp2 as u32
& ((if 31 == 1 {
(tmp1 as i64 * rc_Q31 as i64 >> 1) + (tmp1 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp1 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32 as u32
^ 0x80000000 as u32)
& 0x80000000 as u32
!= 0
{
0x80000000 as u32 as i32
} else {
tmp2 - (if 31 == 1 {
(tmp1 as i64 * rc_Q31 as i64 >> 1) + (tmp1 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp1 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32
}
} else {
if (tmp2 as u32 ^ 0x80000000 as u32)
& (if 31 == 1 {
(tmp1 as i64 * rc_Q31 as i64 >> 1) + (tmp1 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp1 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32 as u32
& 0x80000000 as u32
!= 0
{
0x7fffffff
} else {
tmp2 - (if 31 == 1 {
(tmp1 as i64 * rc_Q31 as i64 >> 1) + (tmp1 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp1 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32
}
}) as i64
* rc_mult2 as i64
>> 1)
+ ((if (tmp2 as u32).wrapping_sub(
(if 31 == 1 {
(tmp1 as i64 * rc_Q31 as i64 >> 1) + (tmp1 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp1 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32 as u32,
) & 0x80000000 as u32
== 0
{
if tmp2 as u32
& ((if 31 == 1 {
(tmp1 as i64 * rc_Q31 as i64 >> 1)
+ (tmp1 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp1 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32 as u32
^ 0x80000000 as u32)
& 0x80000000 as u32
!= 0
{
0x80000000 as u32 as i32
} else {
tmp2 - (if 31 == 1 {
(tmp1 as i64 * rc_Q31 as i64 >> 1)
+ (tmp1 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp1 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32
}
} else {
if (tmp2 as u32 ^ 0x80000000 as u32)
& (if 31 == 1 {
(tmp1 as i64 * rc_Q31 as i64 >> 1)
+ (tmp1 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp1 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32 as u32
& 0x80000000 as u32
!= 0
{
0x7fffffff
} else {
tmp2 - (if 31 == 1 {
(tmp1 as i64 * rc_Q31 as i64 >> 1)
+ (tmp1 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp1 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32
}
}) as i64
* rc_mult2 as i64
& 1)
} else {
((if (tmp2 as u32).wrapping_sub(
(if 31 == 1 {
(tmp1 as i64 * rc_Q31 as i64 >> 1) + (tmp1 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp1 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32 as u32,
) & 0x80000000 as u32
== 0
{
if tmp2 as u32
& ((if 31 == 1 {
(tmp1 as i64 * rc_Q31 as i64 >> 1) + (tmp1 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp1 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32 as u32
^ 0x80000000 as u32)
& 0x80000000 as u32
!= 0
{
0x80000000 as u32 as i32
} else {
tmp2 - (if 31 == 1 {
(tmp1 as i64 * rc_Q31 as i64 >> 1) + (tmp1 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp1 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32
}
} else {
if (tmp2 as u32 ^ 0x80000000 as u32)
& (if 31 == 1 {
(tmp1 as i64 * rc_Q31 as i64 >> 1) + (tmp1 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp1 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32 as u32
& 0x80000000 as u32
!= 0
{
0x7fffffff
} else {
tmp2 - (if 31 == 1 {
(tmp1 as i64 * rc_Q31 as i64 >> 1) + (tmp1 as i64 * rc_Q31 as i64 & 1)
} else {
(tmp1 as i64 * rc_Q31 as i64 >> 31 - 1) + 1 >> 1
}) as i32
}
}) as i64
* rc_mult2 as i64
>> mult2Q - 1)
+ 1
>> 1
};
if tmp64 > silk_int32_MAX as i64 || tmp64 < silk_int32_MIN as i64 {
return 0;
}
*A_QA.offset((k - n - 1) as isize) = tmp64 as i32;
n += 1;
}
k -= 1;
}
if *A_QA.offset(k as isize) > A_LIMIT as i32 || *A_QA.offset(k as isize) < -(A_LIMIT as i32) {
return 0;
}
rc_Q31 = -(((*A_QA.offset(0 as isize) as u32) << 31 - 24) as i32);
rc_mult1_Q30 =
((1 * ((1) << 30)) as f64 + 0.5f64) as i32 - (rc_Q31 as i64 * rc_Q31 as i64 >> 32) as i32;
invGain_Q30 = (((invGain_Q30 as i64 * rc_mult1_Q30 as i64 >> 32) as i32 as u32) << 2) as i32;
if invGain_Q30 < ((1.0f32 / 1e4f32 * ((1) << 30) as f32) as f64 + 0.5f64) as i32 {
return 0;
}
return invGain_Q30;
}
pub unsafe fn silk_LPC_inverse_pred_gain_c(A_Q12: *const i16, order: i32) -> i32 {
let mut k: i32 = 0;
let mut Atmp_QA: [i32; 24] = [0; 24];
let mut DC_resp: i32 = 0;
k = 0;
while k < order {
DC_resp += *A_Q12.offset(k as isize) as i32;
Atmp_QA[k as usize] = ((*A_Q12.offset(k as isize) as i32 as u32) << 24 - 12) as i32;
k += 1;
}
if DC_resp >= 4096 {
return 0;
}
return LPC_inverse_pred_gain_QA_c(Atmp_QA.as_mut_ptr(), order);
}