topstitch 0.96.0

Stitch together Verilog modules with Rust
Documentation 
1
2
3
4
5
6

// SPDX-License-Identifier: Apache-2.0

mod instantiate;
mod intf;
mod port;
mod port_slice;