topstitch 0.96.0

Stitch together Verilog modules with Rust
Documentation
1
2
3
4
5
6
7
// SPDX-License-Identifier: Apache-2.0
pub mod connected_item;
pub mod expression_source;
pub mod port_slice;
pub mod validate;

pub use port_slice::PortSliceConnections;