topola 0.1.0

Work-in-progress free and open-source topological (rubberband) router and autorouter for printed circuit boards (PCBs)
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49

// SPDX-FileCopyrightText: 2026 Topola contributors
//
// SPDX-License-Identifier: MIT OR Apache-2.0

use derive_more::From;
use serde::{Deserialize, Serialize};

mod joint;
mod poly;
mod seg;
mod via;

pub use joint::*;
pub use poly::*;
pub use seg::*;
pub use via::*;

use crate::{
    Rect2,
    layout::{Layout, compounds::PinId},
};

#[derive(Clone, Copy, Debug, Deserialize, Eq, From, Ord, PartialEq, PartialOrd, Serialize)]
pub enum PrimitiveId {
    Joint(JointId),
    Seg(SegId),
    Via(ViaId),
    Poly(PolyId),
}

impl Layout {
    pub fn primitive_pin(&self, primitive: PrimitiveId) -> Option<PinId> {
        match primitive {
            PrimitiveId::Joint(joint_id) => self.joint(joint_id).spec.pin,
            PrimitiveId::Seg(seg_id) => self.seg(seg_id).spec.pin,
            PrimitiveId::Via(via_id) => self.via(via_id).spec.pin,
            PrimitiveId::Poly(poly_id) => self.poly(poly_id).spec.pin,
        }
    }

    pub fn primitive_bbox2(&self, primitive: PrimitiveId) -> Rect2<i64> {
        match primitive {
            PrimitiveId::Joint(joint_id) => self.joint(joint_id).bbox().xy(),
            PrimitiveId::Seg(seg_id) => self.seg(seg_id).bbox().xy(),
            PrimitiveId::Via(via_id) => self.via(via_id).bbox().xy(),
            PrimitiveId::Poly(poly_id) => self.poly(poly_id).bbox().xy(),
        }
    }
}