topola 0.1.0

Work-in-progress free and open-source topological (rubberband) router and autorouter for printed circuit boards (PCBs)
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58

// SPDX-FileCopyrightText: 2026 Topola contributors
//
// SPDX-License-Identifier: MIT OR Apache-2.0

use derive_more::{Constructor, From};
use serde::{Deserialize, Serialize};

use crate::layout::{
    compounds::PinId,
    primitives::{JointId, PolyId, PrimitiveId, SegId, ViaId},
};

#[derive(
    Clone,
    Constructor,
    Copy,
    Debug,
    Default,
    Deserialize,
    Eq,
    From,
    Ord,
    PartialEq,
    PartialOrd,
    Serialize,
)]
pub struct ComponentId(usize);

impl ComponentId {
    #[inline]
    pub fn index(self) -> usize {
        self.0
    }
}

#[derive(Clone, Debug, Default)]
pub struct Component {
    pub pins: Vec<PinId>,
    pub joints: Vec<JointId>,
    pub segs: Vec<SegId>,
    pub vias: Vec<ViaId>,
    pub polys: Vec<PolyId>,
}

impl Component {
    pub fn new() -> Self {
        Default::default()
    }

    pub fn primitives(&self) -> impl Iterator<Item = PrimitiveId> + '_ {
        self.joints
            .iter()
            .map(|&joint_id| PrimitiveId::Joint(joint_id))
            .chain(self.segs.iter().map(|&seg_id| PrimitiveId::Seg(seg_id)))
            .chain(self.vias.iter().map(|&via_id| PrimitiveId::Via(via_id)))
            .chain(self.polys.iter().map(|&poly_id| PrimitiveId::Poly(poly_id)))
    }
}