tlv320dac3100 0.1.0

A driver for Texas Instruments TLV320DAC3100 module.
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75

pub const PAGE_CONTROL: u8 = 0x00;
// page 0
pub const SOFTWARE_RESET: u8 = 0x01;
pub const OT_FLAG: u8 = 0x03;
pub const CLOCK_GEN_MUXING: u8 = 0x04;
pub const PLL_P_AND_R_VALUES: u8 = 0x05;
pub const PLL_J_VALUE: u8 = 0x06;
pub const PLL_D_VALUE_MSB: u8 = 0x07;
pub const PLL_D_VALUE_LSB: u8 = 0x08;
pub const DAC_NDAC_VAL: u8 = 0x0b;
pub const DAC_MDAC_VAL: u8 = 0x0c;
pub const DAC_DOSR_VAL_MSB: u8 = 0x0d;
pub const DAC_DOSR_VAL_LSB: u8 = 0x0e;
pub const CLKOUT_MUX: u8 = 0x19;
pub const CLKOUT_M_VAL: u8 = 0x1a;
pub const CODEC_INTERFACE_CONTROL_1: u8 = 0x1b;
pub const DATA_SLOT_OFFSET_PROGRAMMABILITY: u8 = 0x1c;
pub const CODEC_INTERFACE_CONTROL_2: u8 = 0x1d;
pub const BCLK_N_VAL: u8 = 0x1e;
pub const CODEC_SECONDARY_INTERFACE_CONTROL_1: u8 = 0x1f;
pub const CODEC_SECONDARY_INTERFACE_CONTROL_2: u8 = 0x20;
pub const CODEC_SECONDARY_INTERFACE_CONTROL_3: u8 = 0x21;
pub const I2C_BUS_CONDITION: u8 = 0x22;
pub const DAC_FLAG_REGISTER_1: u8 = 0x25;
pub const DAC_FLAG_REGISTER_2: u8 = 0x26;
pub const OVERFLOW_FLAGS: u8 = 0x27;
pub const DAC_INTERRUPT_FLAGS_STICKY_BITS: u8 = 0x2c;
pub const INTERRUPT_FLAGS_DAC: u8 = 0x2e;
pub const INT1_CONTROL_REGISTER: u8 = 0x30;
pub const INT2_CONTROL_REGISTER: u8 = 0x31;
pub const GPIO1_IN_OUT_PIN_CONTROL: u8 = 0x33;
pub const DIN_CONTROL: u8 = 0x36;
pub const DAC_PROCESSING_BLOCK_SECTION: u8 = 0x3c;
pub const DAC_DATA_PATH_SETUP: u8 = 0x3f;
pub const DAC_VOLUME_CONTROL: u8 = 0x40;
pub const DAC_LEFT_VOLUME_CONTROL: u8 = 0x41;
pub const DAC_RIGHT_VOLUME_CONTROL: u8 = 0x42;
pub const HEADSET_DETECTION: u8 = 0x43;
pub const DRC_CONTROL_1: u8 = 0x44;
pub const DRC_CONTROL_2: u8 = 0x45;
pub const DRC_CONTROL_3: u8 = 0x46;
pub const LEFT_BEEP_GENERATOR: u8 = 0x47;
pub const RIGHT_BEEP_GENERATOR: u8 = 0x48;
pub const BEEP_LENGTH_MSB: u8 = 0x49;
pub const BEEP_LENGTH_MIDDLE_BITS: u8 = 0x4a;
pub const BEEP_LENGTH_LSB: u8 = 0x4b;
pub const BEEP_SIN_X_MSB: u8 = 0x4c;
pub const BEEP_SIN_X_LSB: u8 = 0x4d;
pub const BEEP_COS_X_MSB: u8 = 0x4e;
pub const BEEP_COS_X_LSB: u8 = 0x4f;
pub const VOL_MICDET_PIN_SAR_ADC: u8 = 0x74;
pub const VOL_MICDET_PIN_GAIN: u8 = 0x75;

// page 1
pub const HEADPHONE_AND_SPEAKER_AMPLIFIER_ERROR_CONTROL: u8 = 0x1e;
pub const HEADPHONE_DRIVERS: u8 = 0x1f;
pub const CLASS_D_SPEAKER_AMPLIFIER: u8 = 0x20;
pub const HP_OUTPUT_DRIVERS_POP_REMOVAL_SETTINGS: u8 = 0x21;
pub const OUTPUT_DRIVER_PGA_RAMP_DOWN_PERIOD_CONTROL: u8 = 0x22;
pub const DAC_L_AND_DAC_R_OUTPUT_MIXER_ROUTING: u8 = 0x23;
pub const LEFT_ANALOG_VOLUME_TO_HPL: u8 = 0x24;
pub const RIGHT_ANALOG_VOLUME_TO_HPR: u8 = 0x25;
pub const LEFT_ANALOG_VOLUME_TO_SPK: u8 = 0x26;
pub const HPL_DRIVER: u8 = 0x28;
pub const HPR_DRIVER: u8 = 0x29;
pub const CLASS_D_SPK_DRIVER: u8 = 0x2a;
pub const HP_DRIVER_CONTROL: u8 = 0x2c;
pub const MICBIAS: u8 = 0x2e;
pub const INPUT_CM_SETTINGS: u8 = 0x32;

// page 3
pub const TIMER_CLOCK_MCLK_DIVIDER: u8 = 0x10;

// page 8
pub const DAC_COEFFICIENT_RAM_CONTROL: u8 = 0x01;