tildagon 0.0.5

Board support crate for the Electromagnetic Field Tildagon badge
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76

use super::{
    aw9523b::{Port, Register},
    pin::PinExt,
};
use defmt::Format;

#[derive(Debug, Format, PartialEq, Eq, Clone)]
pub struct InputRegisters {
    a0x58_port0: u8,
    a0x58_port1: u8,
    a0x59_port0: u8,
    a0x59_port1: u8,
    a0x5a_port0: u8,
    a0x5a_port1: u8,
}

impl InputRegisters {
    pub(crate) async fn read<I2C, E>(i2c: &mut I2C) -> Result<Self, E>
    where
        I2C: embedded_hal_async::i2c::I2c<Error = E>,
    {
        let mut val = [0u8; 2];

        i2c.write_read(
            0x58,
            &[Register::INPUT_P0 as u8, Register::INPUT_P1 as u8],
            &mut val,
        )
        .await?;
        let (a0x58_port0, a0x58_port1) = (val[0], val[1]);

        i2c.write_read(
            0x59,
            &[Register::INPUT_P0 as u8, Register::INPUT_P1 as u8],
            &mut val,
        )
        .await?;
        let (a0x59_port0, a0x59_port1) = (val[0], val[1]);

        i2c.write_read(
            0x5a,
            &[Register::INPUT_P0 as u8, Register::INPUT_P1 as u8],
            &mut val,
        )
        .await?;
        let (a0x5a_port0, a0x5a_port1) = (val[0], val[1]);

        Ok(Self {
            a0x58_port0,
            a0x58_port1,
            a0x59_port0,
            a0x59_port1,
            a0x5a_port0,
            a0x5a_port1,
        })
    }

    pub(crate) fn pin_state<PIN: PinExt>(&self, pin: &PIN) -> bool {
        let (reg, bit) = match pin.address() {
            0x58 => match pin.port() {
                Port::Port0 => (self.a0x58_port0, pin.bit()),
                Port::Port1 => (self.a0x58_port1, pin.bit()),
            },
            0x59 => match pin.port() {
                Port::Port0 => (self.a0x59_port0, pin.bit()),
                Port::Port1 => (self.a0x59_port1, pin.bit()),
            },
            0x5A => match pin.port() {
                Port::Port0 => (self.a0x5a_port0, pin.bit()),
                Port::Port1 => (self.a0x5a_port1, pin.bit()),
            },
            _ => panic!("Invalid address"),
        };
        reg & bit != 0
    }
}