ternlang-hdl-0.3.2
Platform
Feature flags

docs.rs

Rust

ternlang-hdl 0.3.2

Verilog-2001 codegen for balanced ternary — BET processor primitives, sparse matmul array, FPGA simulation wrapper.

Crate
Source
Builds
Feature flags

src
synth
.cargo_vcs_info.json
Cargo.lock
Cargo.toml
Cargo.toml.orig
LICENSE