tensor-wasm-jit 0.3.8

JIT pipeline: Cranelift detector, IR normalisation, PTX codegen, kernel cache, deopt.
Documentation
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
// SPDX-License-Identifier: Apache-2.0
// Copyright 2026 Craton Software Company

//! `LoweredFunction → TensorWasmKernelBlueprint` adapter.
//!
//! Wave 2.9 of the Phase 1 Pliron pipeline. The wave-1 lowering passes
//! produce a fine-grained [`crate::lowered_ir::LoweredFunction`] from
//! Cranelift IR. The existing PTX emitter (S12), however, consumes the
//! coarse-grained [`crate::ir::TensorWasmKernelBlueprint`]. Until wave 3
//! lands a real `LoweredFunction → pliron::Operation → PTX` path, this
//! adapter bridges the two by pattern-matching a small, well-known set
//! of straight-line op sequences and emitting the corresponding
//! blueprint.
//!
//! # Recognised patterns
//!
//! Single-block (straight-line) functions whose body is exactly
//! a Load + arith + Store triple (terminated by a `Return`):
//!
//! | LoweredOp sequence                          | Blueprint op            |
//! |---------------------------------------------|-------------------------|
//! | `Load` + (`AddF` \| `AddI`) + `Store`       | `VecAdd { elem: ElemType::F32, lanes: 4 }`   |
//! | `Load` + (`MulF` \| `MulI`) + `Store`       | `VecMul { elem: ElemType::F32, lanes: 4 }`   |
//! | `Load` + `Fma` + `Store`                    | `VecFma { elem: ElemType::F32, lanes: 4 }`   |
//!
//! Lane count is fixed at `4` (f32x4 / i32x4) for wave 1. Wave 3 will
//! derive it from the actual vector type carried by the `LoweredOp`s.
//!
//! `MatMul` detection is **deferred to wave 3** — it requires
//! recognising nested loops or wmma-style tile builders, which the
//! pattern-match approach in this module is too simple to handle.
//!
//! Anything else (multi-block, unsupported op mix, extra intermediates)
//! returns a structured [`AdapterError`].

#![cfg(feature = "cuda-oxide-backend")]

use crate::ir::{ElemType, GridHint, TensorWasmKernelBlueprint, TensorWasmOp};
use crate::lowered_ir::{LoweredFunction, LoweredOp, LoweredType};

/// Default lane count for the wave-1 adapter. f32x4 / i32x4. Wave 3
/// will derive this from the actual vector type the LoweredOps carry.
const DEFAULT_LANES: u32 = 4;

/// Map a scalar [`LoweredType`] to the blueprint [`ElemType`].
///
/// jit CRITICAL fix: the adapter previously discarded the arith op's type
/// and always built an f32 blueprint, so an integer add lowered to a float
/// kernel. The element type now flows from the `LoweredOp::Add*`/`Mul*`/`Fma`
/// type field into the blueprint. Non-scalar / non-emittable types are
/// failed closed by the caller.
fn lowered_type_to_elem(ty: &LoweredType) -> Option<ElemType> {
    match ty {
        LoweredType::I8 => Some(ElemType::I8),
        LoweredType::I16 => Some(ElemType::I16),
        LoweredType::I32 => Some(ElemType::I32),
        LoweredType::I64 => Some(ElemType::I64),
        LoweredType::F32 => Some(ElemType::F32),
        LoweredType::F64 => Some(ElemType::F64),
        // Ptr / Bool / V128 have no blueprint element-type representation.
        _ => None,
    }
}

/// Errors produced by the LoweredFunction → blueprint adapter.
#[derive(Debug, thiserror::Error, Clone, PartialEq, Eq)]
pub enum AdapterError {
    /// The LoweredFunction's op sequence didn't match any blueprint pattern
    /// the wave-1 adapter recognizes. Wave 3 will replace the adapter with
    /// real Pliron-based PTX emission, so this is not a permanent gap.
    #[error("blueprint_adapter: function does not match a wave-1 blueprint pattern ({reason})")]
    UnmatchedPattern {
        /// Short description of what was unexpected (e.g. "no Load before
        /// arith op", "MatMul not supported in wave 1").
        reason: String,
    },

    /// The LoweredFunction had multiple blocks; wave-1 adapter only handles
    /// single-block (straight-line) kernels.
    #[error("blueprint_adapter: multi-block LoweredFunction not supported in wave 1 (got {block_count} blocks)")]
    MultiBlockNotSupported {
        /// Number of blocks in the input function.
        block_count: usize,
    },

    /// The LoweredFunction was malformed (e.g. no terminator).
    #[error("blueprint_adapter: malformed LoweredFunction")]
    Malformed,
}

/// Convert a wave-1 [`LoweredFunction`] into a coarse-grained
/// [`TensorWasmKernelBlueprint`] that the existing PTX emitter can render.
///
/// Recognises three blueprint patterns:
/// - `Load` + `AddF`/`AddI` + `Store`  → `VecAdd`
/// - `Load` + `MulF`/`MulI` + `Store`  → `VecMul`
/// - `Load` + `Fma`         + `Store`  → `VecFma`
///
/// All other `LoweredFunction` shapes return
/// [`AdapterError::UnmatchedPattern`].
///
/// # Errors
///
/// - [`AdapterError::Malformed`] if the function has no blocks or its
///   single block has no terminator.
/// - [`AdapterError::MultiBlockNotSupported`] if the function has more
///   than one block.
/// - [`AdapterError::UnmatchedPattern`] if the single block's op
///   sequence doesn't match one of the three recognised patterns.
pub fn lowered_function_to_blueprint(
    func: &LoweredFunction,
) -> Result<TensorWasmKernelBlueprint, AdapterError> {
    // Wave-1 only handles single-block straight-line kernels.
    if func.blocks.is_empty() {
        return Err(AdapterError::Malformed);
    }
    if func.blocks.len() > 1 {
        return Err(AdapterError::MultiBlockNotSupported {
            block_count: func.blocks.len(),
        });
    }

    let block = &func.blocks[0];

    // Block must end in a terminator. We also require that terminator to
    // be `Return` for the patterns we recognise.
    let last = block.ops.last().ok_or(AdapterError::Malformed)?;
    if !last.is_terminator() {
        return Err(AdapterError::Malformed);
    }
    if !matches!(last, LoweredOp::Return { .. }) {
        return Err(AdapterError::UnmatchedPattern {
            reason: format!(
                "terminator is not Return ({} ops in block)",
                block.ops.len()
            ),
        });
    }

    // The recognised patterns are exactly four ops:
    //   [Load, arith, Store, Return]
    // Anything else (zero arith ops, multiple arith ops, extra moves
    // between Load and arith, etc.) is rejected.
    if block.ops.len() != 4 {
        return Err(AdapterError::UnmatchedPattern {
            reason: format!(
                "expected exactly 4 ops (Load, arith, Store, Return), got {}",
                block.ops.len()
            ),
        });
    }

    // op[0] must be a Load.
    let is_load = matches!(&block.ops[0], LoweredOp::Load { .. });
    if !is_load {
        return Err(AdapterError::UnmatchedPattern {
            reason: "no Load before arith op".to_string(),
        });
    }

    // op[2] must be a Store.
    let is_store = matches!(&block.ops[2], LoweredOp::Store { .. });
    if !is_store {
        return Err(AdapterError::UnmatchedPattern {
            reason: "no Store after arith op".to_string(),
        });
    }

    // op[1] must be one of the recognised arith ops. The element type is
    // derived from the op's `ty` field (jit CRITICAL fix) so an integer add
    // produces an integer blueprint, not a silently-miscompiled f32 kernel.
    let unsupported_elem = |ty: &LoweredType| AdapterError::UnmatchedPattern {
        reason: format!("arith op element type `{ty}` has no blueprint representation"),
    };
    let (kernel_op, elem) = match &block.ops[1] {
        LoweredOp::AddF { ty, .. } | LoweredOp::AddI { ty, .. } => {
            let elem = lowered_type_to_elem(ty).ok_or_else(|| unsupported_elem(ty))?;
            (
                TensorWasmOp::VecAdd {
                    elem,
                    lanes: DEFAULT_LANES,
                },
                elem,
            )
        }
        LoweredOp::MulF { ty, .. } | LoweredOp::MulI { ty, .. } => {
            let elem = lowered_type_to_elem(ty).ok_or_else(|| unsupported_elem(ty))?;
            (
                TensorWasmOp::VecMul {
                    elem,
                    lanes: DEFAULT_LANES,
                },
                elem,
            )
        }
        LoweredOp::Fma { ty, .. } => {
            let elem = lowered_type_to_elem(ty).ok_or_else(|| unsupported_elem(ty))?;
            (
                TensorWasmOp::VecFma {
                    elem,
                    lanes: DEFAULT_LANES,
                },
                elem,
            )
        }
        // MatMul detection is deferred to wave 3 — it would need
        // recognising nested loops or wmma tile builders, which the
        // pattern-match approach above is too simple to handle.
        other => {
            return Err(AdapterError::UnmatchedPattern {
                reason: format!(
                    "unsupported middle op: {} (wave 1 recognises Add/Mul/Fma only; \
                     MatMul deferred to wave 3)",
                    debug_op_name(other)
                ),
            });
        }
    };

    // Loads/stores adopt the arith op's element type so the whole kernel is
    // element-type-coherent.
    let blueprint = TensorWasmKernelBlueprint {
        entry: func.name.clone(),
        ops: vec![
            TensorWasmOp::LoadUnified {
                elem,
                lanes: DEFAULT_LANES,
            },
            kernel_op,
            TensorWasmOp::StoreUnified {
                elem,
                lanes: DEFAULT_LANES,
            },
        ],
        grid_hint: GridHint::default(),
        shared_mem_bytes: 0,
    };

    Ok(blueprint)
}

/// Short variant name for an unsupported `LoweredOp`. Used only for
/// constructing descriptive error messages — not part of any API
/// contract.
fn debug_op_name(op: &LoweredOp) -> &'static str {
    match op {
        LoweredOp::AddI { .. } => "AddI",
        LoweredOp::SubI { .. } => "SubI",
        LoweredOp::MulI { .. } => "MulI",
        LoweredOp::DivS { .. } => "DivS",
        LoweredOp::DivU { .. } => "DivU",
        LoweredOp::RemS { .. } => "RemS",
        LoweredOp::RemU { .. } => "RemU",
        LoweredOp::AddF { .. } => "AddF",
        LoweredOp::SubF { .. } => "SubF",
        LoweredOp::MulF { .. } => "MulF",
        LoweredOp::DivF { .. } => "DivF",
        LoweredOp::Fma { .. } => "Fma",
        LoweredOp::FNeg { .. } => "FNeg",
        LoweredOp::FAbs { .. } => "FAbs",
        LoweredOp::Load { .. } => "Load",
        LoweredOp::Store { .. } => "Store",
        LoweredOp::StackAlloc { .. } => "StackAlloc",
        LoweredOp::Br { .. } => "Br",
        LoweredOp::CondBr { .. } => "CondBr",
        LoweredOp::Switch { .. } => "Switch",
        LoweredOp::Return { .. } => "Return",
        LoweredOp::VMin { .. } => "VMin",
        LoweredOp::VMax { .. } => "VMax",
        LoweredOp::VSplat { .. } => "VSplat",
        LoweredOp::VSelect { .. } => "VSelect",
        LoweredOp::VAllTrue { .. } => "VAllTrue",
        LoweredOp::VAnyTrue { .. } => "VAnyTrue",
        LoweredOp::Select { .. } => "Select",
        LoweredOp::Bitcast { .. } => "Bitcast",
        LoweredOp::TruncI { .. } => "TruncI",
        LoweredOp::ExtendU { .. } => "ExtendU",
        LoweredOp::ExtendS { .. } => "ExtendS",
    }
}

#[cfg(test)]
mod tests {
    use super::*;
    use crate::lowered_ir::{
        LoweredBlock, LoweredFunction, LoweredOp, LoweredSignature, LoweredType,
    };

    /// Helper: build a single-block function `[load, mid, store, return]`.
    fn straight_line_fn(name: &str, mid: LoweredOp) -> LoweredFunction {
        let mut func = LoweredFunction::new(
            name,
            LoweredSignature {
                params: vec![LoweredType::Ptr, LoweredType::Ptr],
                returns: vec![],
            },
        );
        let mut block = LoweredBlock::new(0);
        block.params = vec![(1, LoweredType::Ptr), (2, LoweredType::Ptr)];
        block.ops.push(LoweredOp::Load {
            ty: LoweredType::F32,
            base: 1,
            offset: 0,
            result: 10,
        });
        block.ops.push(mid);
        block.ops.push(LoweredOp::Store {
            ty: LoweredType::F32,
            value: 11,
            base: 2,
            offset: 0,
        });
        block.ops.push(LoweredOp::Return { values: vec![] });
        func.blocks.push(block);
        func
    }

    #[test]
    fn load_addf_store_becomes_vec_add() {
        let func = straight_line_fn(
            "vector_add",
            LoweredOp::AddF {
                ty: LoweredType::F32,
                lhs: 10,
                rhs: 10,
                result: 11,
            },
        );
        let bp = lowered_function_to_blueprint(&func).expect("should produce blueprint");
        assert_eq!(bp.entry, "vector_add");
        assert_eq!(
            bp.ops,
            vec![
                TensorWasmOp::LoadUnified {
                    elem: ElemType::F32,
                    lanes: 4
                },
                TensorWasmOp::VecAdd {
                    elem: ElemType::F32,
                    lanes: 4
                },
                TensorWasmOp::StoreUnified {
                    elem: ElemType::F32,
                    lanes: 4
                },
            ]
        );
        assert_eq!(bp.shared_mem_bytes, 0);
        assert_eq!(bp.grid_hint, GridHint::default());
    }

    #[test]
    fn load_addi_store_also_becomes_vec_add() {
        let func = straight_line_fn(
            "int_add",
            LoweredOp::AddI {
                ty: LoweredType::I32,
                lhs: 10,
                rhs: 10,
                result: 11,
            },
        );
        let bp = lowered_function_to_blueprint(&func).expect("should produce blueprint");
        assert!(matches!(
            bp.ops[1],
            TensorWasmOp::VecAdd {
                elem: ElemType::F32,
                lanes: 4
            }
        ));
    }

    #[test]
    fn load_mulf_store_becomes_vec_mul() {
        let func = straight_line_fn(
            "vector_mul",
            LoweredOp::MulF {
                ty: LoweredType::F32,
                lhs: 10,
                rhs: 10,
                result: 11,
            },
        );
        let bp = lowered_function_to_blueprint(&func).expect("should produce blueprint");
        assert_eq!(bp.entry, "vector_mul");
        assert!(matches!(
            bp.ops[1],
            TensorWasmOp::VecMul {
                elem: ElemType::F32,
                lanes: 4
            }
        ));
    }

    #[test]
    fn load_muli_store_also_becomes_vec_mul() {
        let func = straight_line_fn(
            "int_mul",
            LoweredOp::MulI {
                ty: LoweredType::I32,
                lhs: 10,
                rhs: 10,
                result: 11,
            },
        );
        let bp = lowered_function_to_blueprint(&func).expect("should produce blueprint");
        assert!(matches!(
            bp.ops[1],
            TensorWasmOp::VecMul {
                elem: ElemType::F32,
                lanes: 4
            }
        ));
    }

    #[test]
    fn load_fma_store_becomes_vec_fma() {
        let func = straight_line_fn(
            "vector_fma",
            LoweredOp::Fma {
                ty: LoweredType::F32,
                a: 10,
                b: 10,
                c: 10,
                result: 11,
            },
        );
        let bp = lowered_function_to_blueprint(&func).expect("should produce blueprint");
        assert_eq!(bp.entry, "vector_fma");
        assert!(matches!(
            bp.ops[1],
            TensorWasmOp::VecFma {
                elem: ElemType::F32,
                lanes: 4
            }
        ));
    }

    #[test]
    fn multi_block_rejected() {
        let mut func = LoweredFunction::new(
            "multi",
            LoweredSignature {
                params: vec![],
                returns: vec![],
            },
        );
        // Two blocks, both terminated.
        let mut b0 = LoweredBlock::new(0);
        b0.ops.push(LoweredOp::Br {
            target: 1,
            args: vec![],
        });
        let mut b1 = LoweredBlock::new(1);
        b1.ops.push(LoweredOp::Return { values: vec![] });
        func.blocks.push(b0);
        func.blocks.push(b1);

        let err = lowered_function_to_blueprint(&func).unwrap_err();
        assert_eq!(err, AdapterError::MultiBlockNotSupported { block_count: 2 });
    }

    #[test]
    fn unsupported_pattern_rejected_with_descriptive_reason() {
        // Load + Bitcast + Store + Return — Bitcast is not a recognised
        // arith op, so the adapter should reject with a UnmatchedPattern
        // error mentioning the offending op.
        let func = straight_line_fn(
            "weird",
            LoweredOp::Bitcast {
                from_ty: LoweredType::F32,
                to_ty: LoweredType::I32,
                src: 10,
                result: 11,
            },
        );
        let err = lowered_function_to_blueprint(&func).unwrap_err();
        match err {
            AdapterError::UnmatchedPattern { reason } => {
                assert!(
                    reason.contains("Bitcast"),
                    "reason should name the offending op, got: {reason}"
                );
            }
            other => panic!("expected UnmatchedPattern, got {other:?}"),
        }
    }

    #[test]
    fn empty_function_is_malformed() {
        let func = LoweredFunction::new("empty", LoweredSignature::default());
        let err = lowered_function_to_blueprint(&func).unwrap_err();
        assert_eq!(err, AdapterError::Malformed);
    }

    #[test]
    fn block_without_terminator_is_malformed() {
        // Single block with no ops at all → no last op → Malformed.
        let mut func = LoweredFunction::new("bad", LoweredSignature::default());
        func.blocks.push(LoweredBlock::new(0));
        let err = lowered_function_to_blueprint(&func).unwrap_err();
        assert_eq!(err, AdapterError::Malformed);
    }

    #[test]
    fn extra_intermediate_op_rejected() {
        // Load + AddF + Bitcast + Store + Return — five ops, with an
        // extra Bitcast between the arith and the Store. Must NOT match
        // (the adapter requires exactly Load+arith+Store+Return).
        let mut func = LoweredFunction::new(
            "extra",
            LoweredSignature {
                params: vec![LoweredType::Ptr],
                returns: vec![],
            },
        );
        let mut block = LoweredBlock::new(0);
        block.ops.push(LoweredOp::Load {
            ty: LoweredType::F32,
            base: 1,
            offset: 0,
            result: 10,
        });
        block.ops.push(LoweredOp::AddF {
            ty: LoweredType::F32,
            lhs: 10,
            rhs: 10,
            result: 11,
        });
        block.ops.push(LoweredOp::Bitcast {
            from_ty: LoweredType::F32,
            to_ty: LoweredType::I32,
            src: 11,
            result: 12,
        });
        block.ops.push(LoweredOp::Store {
            ty: LoweredType::I32,
            value: 12,
            base: 1,
            offset: 0,
        });
        block.ops.push(LoweredOp::Return { values: vec![] });
        func.blocks.push(block);

        let err = lowered_function_to_blueprint(&func).unwrap_err();
        assert!(matches!(err, AdapterError::UnmatchedPattern { .. }));
    }

    #[test]
    fn adapter_error_displays_useful_messages() {
        // Ensure the thiserror Display strings actually carry the structured
        // data — surface tests so a future refactor of the error formats
        // doesn't silently drop information callers rely on.
        let e = AdapterError::MultiBlockNotSupported { block_count: 3 };
        let s = e.to_string();
        assert!(s.contains("multi-block"));
        assert!(s.contains('3'));

        let e = AdapterError::UnmatchedPattern {
            reason: "no Load before arith op".to_string(),
        };
        let s = e.to_string();
        assert!(s.contains("no Load before arith op"));
    }
}