systile 0.2.0

A TPU-native tiled tensor data structure: the Systolic Tile Lattice. Padding-aware, sublane/lane laid out, bf16/int8 first, with a CPU reference simulator of systolic dataflow.
Documentation
1
2
3
edition = "2021"
max_width = 100
use_field_init_shorthand = true