systemview-target 0.3.0

RTOS tracing trait implementation for SEGGER SystemView.
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73

#include "SEGGER_SYSVIEW.h"
#include "SEGGER_SYSVIEW_Conf.h"

extern void _rtos_trace_system_description(void);
extern void _rtos_trace_task_list(void);
extern long long unsigned int _rtos_trace_time(void);
extern unsigned int _rtos_trace_sysclock(void);

// The lowest RAM address used for IDs (pointers)
#define SYSVIEW_RAM_BASE        (0x20000000)


// Define as 1 if the Cortex-M cycle counter is used as SystemView timestamp. Must match SEGGER_SYSVIEW_Conf.h
#ifndef   USE_CYCCNT_TIMESTAMP
  #define USE_CYCCNT_TIMESTAMP    1

#endif

// Define as 1 if the Cortex-M cycle counter is used and there might be no debugger attached while recording.
#ifndef   ENABLE_DWT_CYCCNT
  #define ENABLE_DWT_CYCCNT       1

#endif


#define DEMCR                     (*(volatile unsigned long*) (0xE000EDFCuL))   // Debug Exception and Monitor Control Register

#define TRACEENA_BIT              (1uL << 24)                                   // Trace enable bit

#define DWT_CTRL                  (*(volatile unsigned long*) (0xE0001000uL))   // DWT Control Register

#define NOCYCCNT_BIT              (1uL << 25)                                   // Cycle counter support bit

#define CYCCNTENA_BIT             (1uL << 0)                                    // Cycle counter enable bit



static void send_system_description(void) {
    _rtos_trace_system_description();
    SEGGER_SYSVIEW_SendTaskList();
}


#ifdef SYSTEMVIEW_TARGET_CALLBACKS_OS
static SEGGER_SYSVIEW_OS_API os_callbacks = {
        .pfGetTime = _rtos_trace_time,
        .pfSendTaskList = _rtos_trace_task_list,
};
#endif

void SEGGER_SYSVIEW_Conf(void) {
#if USE_CYCCNT_TIMESTAMP
#if ENABLE_DWT_CYCCNT
  //
  // If no debugger is connected, the DWT must be enabled by the application
  //
  if ((DEMCR & TRACEENA_BIT) == 0) {
    DEMCR |= TRACEENA_BIT;
  }
#endif
  //
  //  The cycle counter must be activated in order
  //  to use time related functions.
  //
  if ((DWT_CTRL & NOCYCCNT_BIT) == 0) {       // Cycle counter supported?
    if ((DWT_CTRL & CYCCNTENA_BIT) == 0) {    // Cycle counter not enabled?
      DWT_CTRL |= CYCCNTENA_BIT;              // Enable Cycle counter
    }
  }
#endif
  SEGGER_SYSVIEW_Init(
          _rtos_trace_sysclock(),
          _rtos_trace_sysclock(),
#ifdef SYSTEMVIEW_TARGET_CALLBACKS_OS
          &os_callbacks,
#else
          0,
#endif
          send_system_description);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
}