symjit 2.18.7

a lightweight just-in-time (JIT) optimizer compiler
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196

use super::asm::Amd;

#[allow(dead_code)]
impl Amd {
    fn vfma(&mut self, reg: u8, vreg: u8, rm: u8, code: u8) {
        self.vex3pd_w1(reg, vreg, rm, 0, 2);
        self.append_byte(code);
        self.modrm_reg(reg, rm);
    }

    fn vfma_dd(&mut self, reg: u8, vreg: u8, rm: u8, code: u8) {
        self.vex3dd_w1(reg, vreg, rm, 0, 2);
        self.append_byte(code);
        self.modrm_reg(reg, rm);
    }

    // reg = reg * rm + vreg
    pub fn vfmadd132sd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma(reg, vreg, rm, 0x99);
    }

    // reg = vreg * reg + rm
    pub fn vfmadd213sd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma(reg, vreg, rm, 0xa9);
    }

    // reg = vreg * rm + reg
    pub fn vfmadd231sd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma(reg, vreg, rm, 0xb9);
    }

    // reg = reg * rm - vreg
    pub fn vfmsub132sd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma(reg, vreg, rm, 0x9b);
    }

    // reg = vreg * reg - rm
    pub fn vfmsub213sd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma(reg, vreg, rm, 0xab);
    }

    // reg = vreg * rm - reg
    pub fn vfmsub231sd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma(reg, vreg, rm, 0xbb);
    }

    // reg = - reg * rm - vreg
    pub fn vfnmadd132sd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma(reg, vreg, rm, 0x9d);
    }

    // reg = - vreg * reg + rm
    pub fn vfnmadd213sd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma(reg, vreg, rm, 0xad);
    }

    // reg = - vreg * rm + reg
    pub fn vfnmadd231sd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma(reg, vreg, rm, 0xbd);
    }

    // reg = - reg * rm - vreg
    pub fn vfnmsub132sd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma(reg, vreg, rm, 0x9f);
    }

    // reg = - vreg * reg - rm
    pub fn vfnmsub213sd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma(reg, vreg, rm, 0xaf);
    }

    // reg = - vreg * rm - reg
    pub fn vfnmsub231sd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma(reg, vreg, rm, 0xbf);
    }

    // reg = reg * rm + vreg
    pub fn vfmadd132pd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma(reg, vreg, rm, 0x98);
    }

    // reg = vreg * reg + rm
    pub fn vfmadd213pd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma(reg, vreg, rm, 0xa8);
    }

    // reg = vreg * rm + reg
    pub fn vfmadd231pd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma(reg, vreg, rm, 0xb8);
    }

    // reg = reg * rm - vreg
    pub fn vfmsub132pd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma(reg, vreg, rm, 0x9a);
    }

    // reg = vreg * reg - rm
    pub fn vfmsub213pd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma(reg, vreg, rm, 0xaa);
    }

    // reg = vreg * rm - reg
    pub fn vfmsub231pd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma(reg, vreg, rm, 0xba);
    }

    // reg = - reg * rm - vreg
    pub fn vfnmadd132pd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma(reg, vreg, rm, 0x9c);
    }

    // reg = - vreg * reg + rm
    pub fn vfnmadd213pd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma(reg, vreg, rm, 0xac);
    }

    // reg = - vreg * rm + reg
    pub fn vfnmadd231pd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma(reg, vreg, rm, 0xbc);
    }

    // reg = - reg * rm - vreg
    pub fn vfnmsub132pd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma(reg, vreg, rm, 0x9e);
    }

    // reg = - vreg * reg - rm
    pub fn vfnmsub213pd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma(reg, vreg, rm, 0xae);
    }

    // reg = - vreg * rm - reg
    pub fn vfnmsub231pd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma(reg, vreg, rm, 0xbe);
    }

    // reg = reg * rm + vreg
    pub fn vfmadd132dd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma_dd(reg, vreg, rm, 0x98);
    }

    // reg = vreg * reg + rm
    pub fn vfmadd213dd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma_dd(reg, vreg, rm, 0xa8);
    }

    // reg = vreg * rm + reg
    pub fn vfmadd231dd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma_dd(reg, vreg, rm, 0xb8);
    }

    // reg = reg * rm - vreg
    pub fn vfmsub132dd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma_dd(reg, vreg, rm, 0x9a);
    }

    // reg = vreg * reg - rm
    pub fn vfmsub213dd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma_dd(reg, vreg, rm, 0xaa);
    }

    // reg = vreg * rm - reg
    pub fn vfmsub231dd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma_dd(reg, vreg, rm, 0xba);
    }

    // reg = - reg * rm - vreg
    pub fn vfnmadd132dd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma_dd(reg, vreg, rm, 0x9c);
    }

    // reg = - vreg * reg + rm
    pub fn vfnmadd213dd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma_dd(reg, vreg, rm, 0xac);
    }

    // reg = - vreg * rm + reg
    pub fn vfnmadd231dd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma_dd(reg, vreg, rm, 0xbc);
    }

    // reg = - reg * rm - vreg
    pub fn vfnmsub132dd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma_dd(reg, vreg, rm, 0x9e);
    }

    // reg = - vreg * reg - rm
    pub fn vfnmsub213dd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma_dd(reg, vreg, rm, 0xae);
    }

    // reg = - vreg * rm - reg
    pub fn vfnmsub231dd(&mut self, reg: u8, vreg: u8, rm: u8) {
        self.vfma_dd(reg, vreg, rm, 0xbe);
    }
}