swm341-pac 0.2.0

Peripheral Access Crate for Synwit's swm341 microcontroller
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46

#[doc = "Register `QTABLE0_[%s]` writer"]
pub struct W(crate::W<QTABLE0__SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<QTABLE0__SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<QTABLE0__SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<QTABLE0__SPEC>) -> Self {
        W(writer)
    }
}
impl W {
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "QTABLE0_ register\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [qtable0_](index.html) module"]
pub struct QTABLE0__SPEC;
impl crate::RegisterSpec for QTABLE0__SPEC {
    type Ux = u32;
}
#[doc = "`write(|w| ..)` method takes [qtable0_::W](W) writer structure"]
impl crate::Writable for QTABLE0__SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets QTABLE0_[%s]
to value 0"]
impl crate::Resettable for QTABLE0__SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}