sverilogparse 0.3.3

Verilog netlist (structural verilog) parser
Documentation 
1
2
3
4

# sverilogparse: Structural Verilog Parser in Rust
This is a structural verilog parser written in Rust.

Similar project: https://github.com/OpenTimer/Parser-Verilog