svd-generator 0.4.4

Converts device information from flattened device tree into an SVD description
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94

use crate::svd::register::{
    create_bit_range, create_field, create_register, create_register_properties, jh7110,
};
use crate::Result;

/// Creates a StarFive JH7110 SYS SYSCON SYSCFG 6 register.
pub fn create() -> Result<svd::RegisterCluster> {
    let [slp, sd, rtsel, ptsel, trb, wtsel, vs, vg] =
        jh7110::create_fields_sram_config("intmem_rom_sram_config", 3)?;

    Ok(svd::RegisterCluster::Register(create_register(
        "sys_syscfg6",
        "SYS SYSCONSAIF SYSCFG 24",
        0x18,
        create_register_properties(32, 0x4d_ea80)?,
        Some(&[
            create_field(
                "sdio_m_hbig_endian",
                "AHB master bus interface endianess: 1: Big-endian AHB bus interface, 0: Little-endian AHB bus interface",
                create_bit_range("[0:0]")?,
                svd::Access::ReadWrite,
                None,
            )?,
            create_field(
                "i2srx_adc_en",
                "I2S RX ADC enable",
                create_bit_range("[1:1]")?,
                svd::Access::ReadWrite,
                None,
            )?,
            create_field(
                "intmem_rom_sram_scfg_disable_rom",
                "Internal Memory ROM SRAM SCFG Disable ROM",
                create_bit_range("[2:2]")?,
                svd::Access::ReadWrite,
                None,
            )?,
            slp,
            sd,
            rtsel,
            ptsel,
            trb,
            wtsel,
            vs,
            vg,
            create_field(
                "jtag_en",
                "JTAG daisy-chain enable",
                create_bit_range("[15:15]")?,
                svd::Access::ReadWrite,
                Some(svd::DimElement::builder()
                    .dim(2)
                    .dim_increment(1)
                    .build(svd::ValidateLevel::Strict)?),
            )?,
            create_field(
                "pdrstn_split_sw_usbpipe_plugen",
                "PD RSTN Split Software USB Pipe Plug enable",
                create_bit_range("[17:17]")?,
                svd::Access::ReadWrite,
                None,
            )?,
            create_field(
                "pll0_cpi_bias",
                "PLL0 CPI bias",
                create_bit_range("[20:18]")?,
                svd::Access::ReadWrite,
                None,
            )?,
            create_field(
                "pll0_cpp_bias",
                "PLL0 CPP bias",
                create_bit_range("[23:21]")?,
                svd::Access::ReadWrite,
                None,
            )?,
            create_field(
                "pll0_dacpd",
                "PLL0 DACPD",
                create_bit_range("[24:24]")?,
                svd::Access::ReadWrite,
                None,
            )?,
            create_field(
                "pll0_dsmpd",
                "PLL0 DSMPD",
                create_bit_range("[25:25]")?,
                svd::Access::ReadWrite,
                None,
            )?,
        ]),
        None,
    )?))
}