1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
use crate::Result; pub mod cntr; pub mod ctrl; pub mod hrc; pub mod lrc; /// Creates Opencores PTC PWM v1 register definitions. pub fn create() -> Result<Vec<svd::RegisterCluster>> { Ok([ cntr::create()?, hrc::create()?, lrc::create()?, ctrl::create()?, ] .into()) }