sv39 0.2.0

An implementation of sv39 paging system for RISC-V
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41

use crate::paging::VirtAddr;

#[cfg(target_arch = "riscv64")]
#[unsafe(naked)]
/// Flushes all entries from the TLB
pub extern "C" fn clear_all() {
    core::arch::naked_asm!("sfence.vma zero, zero", "ret");
}

#[cfg(not(target_arch = "riscv64"))]
pub extern "C" fn clear_all() {}

#[cfg(target_arch = "riscv64")]
#[unsafe(naked)]
/// Flushes all entries with THAT asid
pub extern "C" fn clear_asid(asid: u16) {
    core::arch::naked_asm!("sfence.vma zero, a0", "ret");
}

#[cfg(not(target_arch = "riscv64"))]
pub extern "C" fn clear_asid(_asid: u16) {}

#[cfg(target_arch = "riscv64")]
#[unsafe(naked)]
/// Flushes all entries with THAT virtual address
pub extern "C" fn clear_virt(v: VirtAddr) {
    core::arch::naked_asm!("sfence.vma a0, zero", "ret");
}

#[cfg(not(target_arch = "riscv64"))]
pub extern "C" fn clear_virt(_v: VirtAddr) {}

#[cfg(target_arch = "riscv64")]
#[unsafe(naked)]
/// Flushes all entries with THAT virtual address and ASID
pub extern "C" fn clear_virt_asid(v: VirtAddr, asid: u16) {
    core::arch::naked_asm!("sfence.vma a0, a1", "ret");
}

#[cfg(not(target_arch = "riscv64"))]
pub extern "C" fn clear_virt_asid(_v: VirtAddr, _asid: u16) {}