surge-math 0.2.6-alpha.0

surge synthesizer -- dsp math used in synthesis
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81

crate::ix!();

#[inline] unsafe fn access(x: *mut f32, idx: usize) -> *mut __m128 {
    (x as *mut __m128).add(idx)
}

///# Safety
///
///ensure we can access nquads * 4 values from
///both l and r
pub unsafe fn encode_mid_side<NQ>(
    l: *mut f32, 
    r: *mut f32, 
    m: *mut f32, 
    s: *mut f32, 
    nquads: NQ)

where 
    <NQ as TryInto<usize>>::Error: Debug, 
    NQ: TryInto<usize>
{
    let nquads: usize = nquads.try_into().unwrap();

    let half = m128_half![];

    let encode = |offset: usize| {

        let m = access(m,offset);
        let s = access(s,offset);
        let r = access(r,offset);
        let l = access(l,offset);

        *m = _mm_mul_ps(_mm_add_ps(*l, *r), half);
        *s = _mm_mul_ps(_mm_sub_ps(*l, *r), half);
    };

    for i in (0..nquads).step_by(4)
    {
        encode(i);
        encode(i + 1);
        encode(i + 2);
        encode(i + 3);
    }
}

///# Safety
///
///ensure we can access nquads * 4 values from
///both l and r
pub unsafe fn decode_mid_side<NQ>(
    m: *mut f32, 
    s: *mut f32, 
    l: *mut f32, 
    r: *mut f32, 
    nquads: NQ) 

where 
    <NQ as TryInto<usize>>::Error: Debug, 
    NQ: TryInto<usize>
{
    let nquads: usize = nquads.try_into().unwrap();

    let decode = |offset: usize| {

        let m = access(m,offset);
        let s = access(s,offset);
        let r = access(r,offset);
        let l = access(l,offset);

        *l = _mm_add_ps(*m, *s);
        *r = _mm_sub_ps(*m, *s);
    };

    for i in (0..nquads).step_by(4)
    {
        decode(i);
        decode(i + 1);
        decode(i + 2);
        decode(i + 3);
    }
}